Pulse or digital communications – Equalizers
Reexamination Certificate
2007-10-30
2007-10-30
Payne, David C. (Department: 2611)
Pulse or digital communications
Equalizers
C375S232000, C708S322000, C708S323000
Reexamination Certificate
active
10359379
ABSTRACT:
A method for processing a signal includes receiving a signal from a channel at a channel speed and providing error adjustment to the signal. The method includes sampling the signal at a speed less than the channel speed to yield sampled scalar data. The signal is sampled at a first phase. The method includes determining a sampled scalar error associated with the signal at a second phase. The difference between the first phase and the second phase comprises a delay. The method also includes forming a cross-correlation vector from the sampled scalar error and the sampled scalar data at a vector speed. The vector speed is less than the speed at which the signal is sampled. The method also includes determining compensation information for the error adjustment. The compensation information is based on the cross-correlation vector, and the compensation information is determined at the vector speed.
REFERENCES:
patent: 4389636 (1983-06-01), Riddle, Jr.
patent: 4550415 (1985-10-01), Debus et al.
patent: 4669092 (1987-05-01), Sari et al.
patent: 4701923 (1987-10-01), Fukasawa et al.
patent: 5010558 (1991-04-01), Yost et al.
patent: 5353306 (1994-10-01), Yamamoto
patent: 5570396 (1996-10-01), Bergmans et al.
patent: 6182264 (2001-01-01), Ott
patent: 6243841 (2001-06-01), Mydill
patent: 6301298 (2001-10-01), Kuntz et al.
patent: 6788749 (2004-09-01), Voorman et al.
patent: 6834035 (2004-12-01), Marukawa et al.
patent: 6944244 (2005-09-01), Belotserkovsky et al.
patent: 7110448 (2006-09-01), Bergmans et al.
Wikipedia, “Phase(Waves)”, http://en.wikipedia.org/wiki/Phase—(waves), pp. 1-3.
Johns, David A. and Essig, Daniel, “Integrated Circuits for Data Transmission Over Twisted-Pair Channels”, IEEE Journal of Solid-State Circuits, vol. 32, No. 3, Mar. 1997, pp. 398-406, Mar. 1997.
Azadet, Kamran, et al., WA 18.3 “A Gigabit Transceiver Chip Set for UTP CAT-6 Cables in Digital CMOS Technology”, 2000 IEEE International Solid-State Circuits Conference, 9 pages, 2000.
Shakiba, Mohammad Hossein, et al, “An Integrated 200-MHz 3.3-V BiCMOS Class-IV Partial-Response Analog Viterbi Decoder”, IEEE Journal of Solid-State Circuits, vol. 33, No. 1, Jan. 1998, pp. 61-75.
U.S. Appl. No. 10/359,361, entitledMethod and System for Processing a Sampled Signal, filed Feb. 5, 2003, inventor Yasuo (nmi) Hidaka, 36 pages of Specification, Claims and Abstract, and 3 sheets of drawings.
U.S. Appl. No. 10/359,332, entitledMethod and System for Providing Error Compensation to a Signal Using Feedback Control, filed Feb. 5, 2003, inventor Yasuo (nmi) Hidaka, 38 pages of Specification, Claims and Abstract, and 4 sheets of drawings.
U.S. Patent Application, entitled “Equalizing a Signal for Transmission”, filed Feb. 3, 2003, inventors Koyanagi, Yoichi (nmi), et al, 27 pages of Specification, Claims and Abstract, and 4 sheets of drawings.
Baker & Botts LLP
Wong Linda
LandOfFree
Method and system for signal processing using vector output... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for signal processing using vector output..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for signal processing using vector output... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3899250