Method and system for reducing power consumption in digital...

Details Method and system for reducing power consumption in digital... Method and system for reducing power consumption in digital...

2006-10-03

2006-10-03

Zweizig, Jeffrey (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Current driver

Reexamination Certificate

active

07116137

ABSTRACT:
A method and system for reducing power consumption in digital circuits using charge redistribution include a plurality of signal lines, an intermediate floating virtual source/sink, and a charge redistribution circuit connected to each signal line that isolates the signal line from its source and connects it to the intermediate floating virtual source/sink during an idle period prior to a change of state.This charge redistribution provides steady state statistical independent advantage due to charge recycling without inserting extra complimentary lines.

REFERENCES:
patent: 5574633 (1996-11-01), Prater
patent: 5638013 (1997-06-01), Iwata et al.
patent: 6147884 (2000-11-01), Walia

Affiliated with

Also associated with

Rating

Method and system for reducing power consumption in digital... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for reducing power consumption in digital..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for reducing power consumption in digital... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3664375