Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit
Reexamination Certificate
2007-03-20
2007-03-20
Tra, Quan (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Particular stable state circuit
C327S034000, C327S197000, C327S198000, C327S427000, C327S428000
Reexamination Certificate
active
11041766
ABSTRACT:
A method and system for reducing glitch effects in combinational logic is presented. If combinational logic incurs a particle-induced single event transient (SET) signal, a glitch reducing circuit, which is connected in a signal path between the combinational logic and downstream logic, will prevent the SET from propagating to the downstream logic. The glitch reducing circuit functions as a signal filter that provides a SET-filtered drive signal to downstream logic. The glitch reducing circuit receives both the input to the combinational logic and the output from the combinational logic. The input acts to enable or disable the glitch reducing circuit, so that for certain input values, the glitch reducing circuit passes the logic output signal to downstream logic, and for other input values, the glitch reducing circuit blocks the output signal from passing to downstream logic.
REFERENCES:
patent: 5767718 (1998-06-01), Shih
patent: 6285247 (2001-09-01), Shoji
patent: 6356101 (2002-03-01), Erstad
patent: 6894540 (2005-05-01), Ali et al.
patent: 2005/0007182 (2005-01-01), Ando
U.S. Appl. No. 10/452,557, filed May 30, 2003, entitled Radiation-Hard Circuit.
U.S. Appl. No. 60/384,585, filed May 31, 2002, entitled SET/SEU Hardened Stacked-Gate Circuits.
U.S. Appl. No. 11/005,265, filed Dec. 6, 2004, entitled Pulse Rejection Inverter For Hardening Against Single Event Transient (Set).
International Search Report, Nov. 11, 2004.
K. J. Hass et al., “Mitigating Single Event Upsets from Combinational Logic”, 7thNASA Symposium on VLSI Design, 1998.
D.G. Mavis et al., “Draft Final Report: Development of a Design Methodology for Preventing Single Event Disruptions in Deep Submicron Microcircuits”, Aug. 8, 2000.
D. G. Mavis, “Single Event Transient Phenomena—Challenges and Solutions”, 2002 Microelectronics Reliability and Qualification Workshop, Dec. 3-4, 2002.
T. Holman, “Circuit and Layout Issues”, Radiation Effects on Microelectronics Short Course 2001, Vanderbilt University, Dept. of EECS, 2001.
D.G. Mavis and P.H. Eaton, “SEU and SET Mitigation Techniques for FPGA Circuit and Configuration Bit Storage Design”, http://klabs.org/richcontent/MAPLDCon00/Papers/Session—C/C5—Mavis—P.doc, printed on Aug. 26, 2004.
D.G. Mavis and P.H. Eaton, “SEU and SET Mitigation Techniques for FPGA Circuit and Configuration Bit Storage Design”, 2000 Military and Aerospace Applications of Programmable Devices and Technologies Conference, Sep. 26-28, 2000.
L. W. Massengill, “Single Event Circuit Effects”, Radiation Effects Course, Vanderbilt University, Aug. 2001.
J.D. Gambles et al., “Radiation Hardness of Ultra Low Power CMOS VLSI”, http://www.cambr.uidaho.edu/symposiums/symp11/JodyGamblesPaper.pdf, printed on Aug. 26, 2004.
M. Kochar and K. Murchek, “Single Event Upsets in FPGAs”, White Paper from QuickLogic Corporation, Rev. A, Sep. 2003.
Almo Khareem E
Honeywell International , Inc.
McDonnell Boehnen Hulbert & Burghoff LLP
Tra Quan
LandOfFree
Method and system for reducing glitch effects within... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for reducing glitch effects within..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for reducing glitch effects within... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3755860