Method and system for reduced run-time delay during conditional

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

3642613, 364DIG1, G06F 900

Patent

active

057846049

ABSTRACT:
A method and system are disclosed for reducing run-time delay during conditional branch instruction execution in a pipelined processor system. A series of queued sequential instructions and conditional branch instructions are processed wherein each conditional branch instruction specifies an associated conditional branch to be taken in response to a selected outcome of processing one or more sequential instructions. Upon detection of a conditional branch instruction within the queue, a group of target instructions are fetched based upon a prediction that an associated conditional branch will be taken. Sequential instructions within the queue following the conditional branch instruction are then purged and the target instructions loaded into the queue only in response to a successful a retrieval of the target instructions, such that the sequential instructions may be processed without delay if the prediction that the conditional branch is taken proves invalid prior to retrieval of the target instructions. Alternately, the purged sequential instructions may be refetched after loading the target instructions such that the sequential instructions may be executed with minimal delay if the prediction that the conditional branch is taken proves invalid after loading the target instructions. In yet another embodiment, the sequential instructions within the queue following the conditional branch instruction are purged only in response to a successful retrieval of the target instructions and an imminent execution of the conditional branch instruction.

REFERENCES:
patent: 4200927 (1980-04-01), Hughes et al.
patent: 4974154 (1990-11-01), Matsuo
patent: 4974155 (1990-11-01), Dulong et al.
patent: 5127091 (1992-06-01), Boufarah et al.
patent: 5163140 (1992-11-01), Stiles et al.
patent: 5230068 (1993-07-01), Van Dyke et al.
patent: 5237666 (1993-08-01), Suzuki et al.
patent: 5287467 (1994-02-01), Blaner et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system for reduced run-time delay during conditional does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for reduced run-time delay during conditional , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for reduced run-time delay during conditional will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1657115

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.