Method and system for providing a phase-locked loop with...

Details Method and system for providing a phase-locked loop with... Method and system for providing a phase-locked loop with...

2006-05-02

2006-05-02

Nguyen, Minh (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C331S017000, C375S376000

Reexamination Certificate

active

07038509

ABSTRACT:
A method for providing a phase-locked loop with reduced spurious tones is provided that includes comparing a reference clock signal to an internal clock signal to generate a first signal. The first signal is sampled based on a sampling clock signal to generate a second signal. The sampling clock signal is reduced with respect to the reference clock signal. The internal clock signal is generated based on the second signal.

REFERENCES:
patent: 3928813 (1975-12-01), Kingsford-Smith
patent: 4204174 (1980-05-01), King
patent: 4206425 (1980-06-01), Nossen
patent: 4458214 (1984-07-01), Lakomy
patent: 4609881 (1986-09-01), Wells
patent: 4815018 (1989-03-01), Reinhardt et al.
patent: 4974211 (1990-11-01), Corl
patent: 5038120 (1991-08-01), Wheatley et al.
patent: 5124670 (1992-06-01), Lawton
patent: 5920233 (1999-07-01), Denny
patent: 6114888 (2000-09-01), Walley
patent: 6223061 (2001-04-01), Dacus et al.
patent: 6570457 (2003-05-01), Fischer
Tadao Nakagawa et al., “A Phase Noise Reduction Technique for MMIC Frequency Synthesizers that Uses a New Pulse Generator LSI”, IEEE Transactions on Microwave Theory and Techniques, vol. 42, No. 12, Dec. 1994, Pp. 2579-2582.
Tom A. D. Riley et al., “Delta-Sigma Modulation in Fractional-N Frequency Synthesis”, IEEE Journal of Solid-State Circuits, vol. 28, No. 5, May 1993, Pp. 553-559.
Brian Miller et al., “A Multiple Modulator Fractional Divider” Forty-Fourth Annual Symposium on Frequency Control, IEEE, 1990, Pp. 559-568.

Affiliated with

Also associated with

Rating

Method and system for providing a phase-locked loop with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for providing a phase-locked loop with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for providing a phase-locked loop with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3613561