Method and system for processing logic blocks in a data processi

Computer graphics processing and selective visual display system – Display driving control circuitry – Controlling the condition of display elements

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

345726, G06F 1730

Patent

active

056405570

ABSTRACT:
A method and apparatus for evaluating a plurality of logical elements connected to each other by a plurality of connectors, wherein a change of state may occur in at least one of the plurality of logical elements. A state data field is established for each of the plurality of connectors. State data is used within each connection to compare and asserted output of one node with the acknowledged input of another node. Logical elements that require reevaluation are identified from the plurality of elements. By searching for discrepancies within the state data field(s).

REFERENCES:
patent: 3894191 (1975-07-01), Sassa
patent: 4649470 (1987-03-01), Bernstein et al.
patent: 4718094 (1988-01-01), Bahl et al.
patent: 5051886 (1991-09-01), Kawaguchi et al.
patent: 5278981 (1994-01-01), Kawaguchi et al.
patent: 5283896 (1994-02-01), Temmyo et al.
patent: 5301100 (1994-04-01), Wagner
patent: 5389838 (1995-02-01), Orengo
patent: 5463543 (1995-10-01), Wagner et al.
patent: 5473531 (1995-12-01), Flora-Holmquist
Langevin et al., "An Automata-Theoretic Approach tp LocalMicrocode Generation", Proceedings of the European Conference onDesign Automation with the European Event in ASIC Design, 22-25Feb. 1993, Paris France, pp. 94-98.
Shieh et al., "Model of Asynchronous Finite State Machines andTheir Pipelined Structures", Proceedings of the 35th MidwestSymposium on Circuits and Systems, 9-12 Aug. 1992, WashintonD.C., pp. 659-662.
Wu et al., "Modelling Robust Asynchronous Communication Protocolswith Finite-State Machines", IEEE Transactions on Communications, vol. 41, No. 3, Mar. 1993, pp. 492-500.
Tam-Anh Chu, "On the Specification and Synthesis of Hazard-freeAsynchronous Control Circuits", Circuits and Systems, 1993 IEEEInternational Symposium, 5 May 1993, pp. 1495-1498.
Robert Sedgewick, Algorithms, Addison Wesley Publishing Comany,Inc. (Reading Ma, 1983), pp. 244-268.
McEliece et al., Introduction to Discrete Mathematics, RandomHouse (New York Ny, 1989), pp. 191-281.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system for processing logic blocks in a data processi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for processing logic blocks in a data processi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for processing logic blocks in a data processi will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2165498

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.