Method and system for performing improved timing window...

Details Method and system for performing improved timing window... Method and system for performing improved timing window...

2008-09-30

2011-12-27

Whitmore, Stacy (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Integrated circuit design processing

Physical design processing

Reexamination Certificate

active

08086983

ABSTRACT:
A method, system, and computer program product are disclosed for performing crosstalk analysis using first-order parameterized analysis modeling. The approach can be used to factor in the effect of process variations within the definition of timing windows. This approach allows one to bypass the simplistic assumptions related to best-case/worst-case analysis using timing windows, and provide a realistic picture of the impact of timing windows on noise analysis. The timing windows can be viewed in terms of the individual process parameter. The process parameters could be real process parameters, or virtual/computed components based on the actual process parameters. The process parameters can be used to compute overlap of timing windows for performing noise analysis.

REFERENCES:
patent: 6449753 (2002-09-01), Aingaran et al.
patent: 6499131 (2002-12-01), Savithri et al.
patent: 6940293 (2005-09-01), Ramarao et al.
patent: 7137080 (2006-11-01), Acar et al.
patent: 7363605 (2008-04-01), Kondratyev et al.
patent: 7458041 (2008-11-01), Hershenson et al.
patent: 7650580 (2010-01-01), Kucukcakar et al.
patent: 7673260 (2010-03-01), Chen et al.
patent: 7739098 (2010-06-01), Kucukcakar et al.
patent: 7793239 (2010-09-01), Engel et al.
patent: 7801718 (2010-09-01), Reddy et al.
patent: 2005/0172250 (2005-08-01), Kucukcakar et al.
patent: 2006/0015834 (2006-01-01), Amekawa
patent: 2006/0112359 (2006-05-01), Becer et al.
patent: 2008/0046848 (2008-02-01), Tetelbaum et al.
patent: 2010/0083198 (2010-04-01), Zhang et al.
Final Office Action dated Mar. 30, 2011 for U.S. Appl. No. 12/143,547.
Non-Final Office Action dated Mar. 8, 2011 for U.S. Appl. No. 12/241,519.
S. Mukhopadhyay, et al.. Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation. International Symposium on Low Power Electronics and Design. Seoul, Korea, pp. 172-175, 2003.
S. Narendra, et al. Full-chip sub-threshold leakage power prediction model for sub-0.18 μm CMOS. In Proceedings of the International Symposium on Low Power Electronics and Design. Monterey, California, pp. 19-23, 2002.
R. Rao, et al. Parametric yield estimation considering leakage variability. In Proceedings of Design Automation Conderence. San Diego, California, pp. 442-447, 2004.
A. Srivastava, et al. Modeling and analysis of leakage power considering within-die process variations. In Proceedings of the International Symposium on Low Power Electronics and Design. Monterey, California, pp. 64-67, 2005.
H. Chang, et al. Full-chip analysis of leakage power under process variations, including spatial correlations. In Proceedings of the ACM/IEEE Design Automation Conference. Anaheim, California, pp. 523-528, 2005.
A. Srivastava, et al. Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance. In Proceedings of Design Automation Conference. Anaheim, California, pp. 535-540, 2005.
X. Li, et al. Projection-based statistical analysis of full-chip leakage power with non-log-normal distributions. Proceedings of the 43rd annual conference on Design automation, San Francisco, California, pp. 103-108.
H. F. Dadgour, et al. Statistical Framework for Estimation of Full-Chip Leakage-Power Distribution Under Parameter Variations. IEEE Transactions on Electron Devices, Nov. 2007, vol. 52, Issue 11, pp. 2930-2945.
T. Li, et al. Statistical Analysis of Full-Chip Leakage Power Considering Junction Tunneling Leakage. DAC 2007, pp. 99-102.
Non-Final Office Action dated Sep. 17, 2010 for U.S. Appl. No. 12/143,547.

Affiliated with

Also associated with

Rating

Method and system for performing improved timing window... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for performing improved timing window..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for performing improved timing window... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4266187