Method and system for performing a high speed floating point add

Details Method and system for performing a high speed floating point add Method and system for performing a high speed floating point add

1996-04-30

1998-08-04

Ngo, Chuong Dinh

Boots, shoes, and leggings

G06F 738

Patent

active

057904456

ABSTRACT:
A system and method for calculating a floating point add/subtract of a plurality of floating point operands is disclosed. The system comprises at least one pair of data paths. Each pair of data paths comprises a first data path and a second data path. The first data path includes a first aligner, a first adder coupled to the first aligner, and a first normalizer coupled to the first adder. The first normalizer is capable of shifting a mantissa by a substantially smaller number of digits than the first aligner. The second data path comprises control logic, a second aligner coupled to the control logic, a second adder coupled to the second aligner, and a second normalizer coupled to the second adder. The control logic provides a control signal that is responsive to a first predetermined number of digits of each exponent of a pair of exponents. The pair of exponents are the exponents for a pair of inputs to the second data path. The second aligner is responsive to the control signal provided by the control logic. In addition, the second normalizer is capable of shifting a mantissa by a substantially larger number of digits than the second aligner.

REFERENCES:
patent: 4488252 (1984-12-01), Vassar
patent: 4660143 (1987-04-01), King et al.
patent: 4866651 (1989-09-01), Bleher et al.
patent: 4926370 (1990-05-01), Brown et al.
patent: 4945505 (1990-07-01), Wiener et al.
patent: 4999803 (1991-03-01), Turrini et al.
patent: 5202972 (1993-04-01), Gusefski et al.
patent: 5241493 (1993-08-01), Chu et al.
patent: 5253195 (1993-10-01), Broker et al.
patent: 5257215 (1993-10-01), Poon
patent: 5333287 (1994-07-01), Buerkle et al.
patent: 5341319 (1994-08-01), Madden et al.
patent: 5341321 (1994-08-01), Karp et al.
patent: 5369607 (1994-11-01), Okamoto
Jones, F.B.; and Wymore, A. W.; IBM Technical Disclosure Bulletin, Floating Point Feature on the IBM Type 1620, vol. 4 No. 12, May 1962.
Sproul, W., IBM Technical Disclosure Bulletin, High Speed Floating-Point Accumulator, vol.4 No.10, Mar. 1972.
IBM Technical Disclosure Bulletin, Floating Point Exception Handling (Denormalization), vol. 33 No.9, Feb. 1991.
IBM Technical Disclosure Bulletin, Floating Point 2:1 High Level Design, vol. 34 No.3B, Dec. 1991.
IBM Technical Disclosure Bulletin, Single Cycle/Writeback Cycle floating Point Denormaliztion, vol. 37 No. 04B, Apr. 1994.
IBM Technical Disclosure Bulletin, Floating Point Convert to Integer Improved Implementation, vol, 37 No.07, Jul. 1994.
IBM Technical Disclosure Bulletin, Floating Point Bypass Dataflow, vol. No. 09, Sep. 1994.

Affiliated with

Also associated with

Rating

Method and system for performing a high speed floating point add does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for performing a high speed floating point add, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for performing a high speed floating point add will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1185203