Method and system for network processor scheduling outputs...

Details Method and system for network processor scheduling outputs... Method and system for network processor scheduling outputs...

2008-01-01

2008-01-01

Bullock, Jr., Lewis A. (Department: 2195)

Electrical computers and digital processing systems: multicomput

Computer-to-computer data routing

Prioritized data routing

C709S238000, C370S235000, C370S395400, C370S395420, C370S468000

Reexamination Certificate

active

09548913

ABSTRACT:
A system and method of moving information units from a network processor toward a data transmission network in a prioritized sequence which accommodates several different levels of service. The present invention includes a method and system for scheduling the egress of processed information units (or frames) from a network processing unit according to stored priorities associated with the various sources of the information units. A system for allowing peak bursts based on a system of credits and charges is taught along limits on such peak bursts. Also taught is a system for preventing a flow's disconnection and reconnection to the queues from allowing it to unfairly achieve an improved position.

REFERENCES:
patent: 5367523 (1994-11-01), Chang et al.
patent: 5465335 (1995-11-01), Anderson
patent: 5533009 (1996-07-01), Chen
patent: 5689508 (1997-11-01), Lyles
patent: 5768594 (1998-06-01), Blelloch et al.
patent: 5781531 (1998-07-01), Charny
patent: 5793747 (1998-08-01), Kline
patent: 5818815 (1998-10-01), Carpentier et al.
patent: 5818839 (1998-10-01), Sterne et al.
patent: 5835494 (1998-11-01), Hughes et al.
patent: 5835767 (1998-11-01), Leigh
patent: 5850399 (1998-12-01), Ganmukhi et al.
patent: 5917822 (1999-06-01), Lyles et al.
patent: 5923644 (1999-07-01), McKeon et al.
patent: 5923656 (1999-07-01), Duan et al.
patent: 5926459 (1999-07-01), Lyles et al.
patent: 5940375 (1999-08-01), Soumiya et al.
patent: 5959993 (1999-09-01), Varma et al.
patent: 5995511 (1999-11-01), Zhou et al.
patent: 5996019 (1999-11-01), Hauser et al.
patent: 6064677 (2000-05-01), Kappler et al.
patent: 6396843 (2002-05-01), Chiussi et al.
patent: 6560238 (2003-05-01), Yu et al.
patent: 6732199 (2004-05-01), Yu et al.
patent: 6810043 (2004-10-01), Naven et al.
patent: 6947996 (2005-09-01), Assa et al.
patent: 0 944 208 (1999-09-01), None
patent: 0 977 402 (2000-02-01), None
patent: WO 97/14240 (1997-04-01), None
IBM Technical Disclosure Bulletin, vol. 35, No. 2, Jul. 1992, pp. 233-239 “Architecture for High Performance Transparent Bridge”.

Affiliated with

Also associated with

Rating

Method and system for network processor scheduling outputs... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for network processor scheduling outputs..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for network processor scheduling outputs... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3907244