Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2005-03-01
2005-03-01
Phunkulh, Bob A. (Department: 2661)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S428000, C370S235000, C710S052000
Reexamination Certificate
active
06862292
ABSTRACT:
A system and method of moving information units from a network processor toward a data transmission network in a prioritized sequence which accommodates several different levels of service. The present invention includes a method and system for scheduling the egress of processed information units (or frames) from a network processing unit according to stored priorities associated with the various sources of the information units. The priorities in the preferred embodiment include a low latency service, a minimum bandwidth, a weighted fair queueing and a system for preventing a user from continuing to exceed his service levels over an extended period. The present invention includes a plurality of calendars with different service rates to allow a user to select the service rate which he desires. If a customer has chosen a high bandwidth for service, the customer will be included in a calendar which is serviced more often than if the customer has chosen a lower bandwidth.
REFERENCES:
patent: 5367523 (1994-11-01), Chang et al.
patent: 5629937 (1997-05-01), Hayter et al.
patent: 5689508 (1997-11-01), Lyles
patent: 5734650 (1998-03-01), Hayter et al.
patent: 5781531 (1998-07-01), Charny
patent: 5793747 (1998-08-01), Kline
patent: 5818839 (1998-10-01), Sterne et al.
patent: 5835494 (1998-11-01), Hughes et al.
patent: 5850399 (1998-12-01), Ganmukhi et al.
patent: 5917822 (1999-06-01), Lyles et al.
patent: 5923644 (1999-07-01), McKeon et al.
patent: 5923656 (1999-07-01), Duan et al.
patent: 5926459 (1999-07-01), Lyles et al.
patent: 5940375 (1999-08-01), Soumiya et al.
patent: 5959993 (1999-09-01), Varma
patent: 5995511 (1999-11-01), Zhou et al.
patent: 5996019 (1999-11-01), Hauser et al.
patent: 6091740 (2000-07-01), Karasawa
patent: 6101193 (2000-08-01), Ohba
patent: 6262986 (2001-07-01), Oba et al.
patent: 6320845 (2001-11-01), Davie
patent: 6438106 (2002-08-01), Pillar et al.
patent: 6438134 (2002-08-01), Chow et al.
patent: 6452933 (2002-09-01), Duffield et al.
patent: 0944208 (1999-09-01), None
patent: WO 9714240 (1997-04-01), None
PCT International Search Report dated Nov. 6, 2001.
IBM Technical Disclosure Bulletin, vol. 35, No. 2, Jul., 1992, pp. 233-239 “Architecture for High Performance Transparent Bridge”.
Bass Brian Mitchell
Calvignac Jean Louis
Heddes Marco C.
Siegel Michael Steven
Verplanken Fabrice Jean
Cockburn Joscelyn G.
Phunkulh Bob A.
Seaman Kenneth A.
LandOfFree
Method and system for network processor scheduling outputs... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for network processor scheduling outputs..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for network processor scheduling outputs... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3442634