Boots – shoes – and leggings
Patent
1995-11-09
1997-05-27
Eng, David Y.
Boots, shoes, and leggings
364948, 364938, 3642617, 395391, G06F 932
Patent
active
056341032
ABSTRACT:
A method and system within a processor are disclosed for executing selected instructions among a number of instructions stored within a memory, wherein the processor has a maximum of instructions that can dispatched for execution during each processor cycle. A subset of the instructions are fetched from the memory for execution. A determination is then made whether the set of instructions includes an unresolved branch instruction. In response to a determination that the set of instructions includes an unresolved branch instruction, a prediction is made whether a branch indicated by the branch instruction will be taken or will not be taken. In response to a prediction that the branch will be taken, a nonsequential target instruction indicated by the branch instruction is fetched from memory. A determination is made whether the maximum number of instructions can be dispatched for execution during a processor cycle subsequent to the branch prediction without dispatching instructions within the sequential execution path. In response to a determination that less than the maximum number of target instructions can be dispatched in the processor cycle subsequent to the branch prediction without dispatching instructions within the sequential execution path, an instruction within the sequential execution path is speculatively dispatched for execution. In response to refutation of the branch prediction, the fetch of the nonsequential target instruction is cancelled and the instruction within the sequential execution path is executed, thereby minimizing a performance penalty incurred by the processor due to the mispredicted branch.
REFERENCES:
patent: 4777594 (1988-10-01), Jones et al.
patent: 4833599 (1989-05-01), Colwell et al.
patent: 4881194 (1989-11-01), Sprague et al.
patent: 5072364 (1991-12-01), Jardine et al.
patent: 5127091 (1992-06-01), Boufarah et al.
patent: 5165025 (1992-11-01), Lass
patent: 5230068 (1993-07-01), Van Dyke et al.
patent: 5283873 (1994-02-01), Steely, Jr. et al.
patent: 5287467 (1994-02-01), Blaner et al.
patent: 5381533 (1995-01-01), Peleg et al.
patent: 5394530 (1995-02-01), Kitta
patent: 5519841 (1996-05-01), Sager et al.
patent: 5553255 (1996-09-01), Jain et al.
"Method for Fetching After Branches in a Superscalar Microprocessor," IBM Technical Disclosure Bulletin, vol. 36, No. 5, May 1993, pp. 255-256.
Dietz Carl D.
Golla Robert T.
Olson Christopher H.
Davis, Jr. Michael A.
Dillon Andrew J.
Eng David Y.
International Business Machines - Corporation
LandOfFree
Method and system for minimizing branch misprediction penalties does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for minimizing branch misprediction penalties , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for minimizing branch misprediction penalties will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2337071