Method and system for memory management optimization

Details Method and system for memory management optimization Method and system for memory management optimization

2005-10-04

2005-10-04

Ingberg, Todd (Department: 2191)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

C717S152000, C717S159000, C717S160000, C711S165000

Reexamination Certificate

active

06952821

ABSTRACT:
A system and method of automatically configuring memory in a data processing system, including the steps of: receiving source code containing a loop nest, wherein the loop nest includes data arrays with affine indexes; optimizing source code by relocating elements from a first array in memory to a second array in memory; and executing the optimized source code.

REFERENCES:
patent: 5274812 (1993-12-01), Inoue
patent: 5551039 (1996-08-01), Weinberg et al.
patent: 5634059 (1997-05-01), Zaiki
patent: 5717895 (1998-02-01), Leedom et al.
patent: 5742814 (1998-04-01), Balasa et al.
patent: 5802375 (1998-09-01), Ngo et al.
patent: 5845126 (1998-12-01), Ju et al.
patent: 5875466 (1999-02-01), Wakerly
patent: 5953531 (1999-09-01), Megiddo et al.
patent: 5954803 (1999-09-01), Nakai et al.
patent: 5987254 (1999-11-01), Subrahmanyam
patent: 6016397 (2000-01-01), Ogasawara et al.
patent: 6055627 (2000-04-01), Kyushima et al.
patent: 6078745 (2000-06-01), De Greef et al.
patent: 6108724 (2000-08-01), Din
patent: 6298071 (2001-10-01), Taylor et al.
patent: 6324629 (2001-11-01), Kulkarni et al.
patent: 6609088 (2003-08-01), Wuytack et al.
patent: 6681388 (2004-01-01), Sato et al.
Eisenbeis, et al. “A Strategy for Array Management in Local Memory”, 1990, Institut National de Recherche en Informatique et en Automatique, p. 1-40.
Eisenbeis, C., et al. “A Strategy For Array Management In Local Memory” Institut National de Recherche en Informatique et en Automatique (Jul. 1990) pp. 1-40.
Agarwal, A., et al. “Automatic Partitioning of Parallel Loops and Data Arrays for Distributed Shared Memory Multiprocessors.” pp. 1-41.
U.S. Appl. No. 10/284,844, filed Oct. 31, 2002, Schreiber et al.
U.S. Appl. No. 10/284,932, filed Oct. 31, 2002, Schreiber et al.
U.S. Appl. No. 10/284,965, filed Oct. 31, 2002, Gupta et al.
R. Schreiber, et al. “PICO-NPA: High-Level Synthesis of Nonprogrammable Hardware Accelerators,” Journal of VLSI Signal Processing, to appear.Hewlett-Packard Laboratories, Palo Alto, California 94304-1126, pp. 1-22.
J. Steensma, et al., “Symbolic Macro Test for DSP Systems Applied to a Voice Coder Application,” pp. 215-223.
J. Rosseel, et al., “An Optimisation Methodology for Array Mapping of Affine Recurrence Equations in Video and Image Processing,” IEEE, pp. 415-426 (1994).
S. Malik, “Analysis of Cyclic Combinational Circuits,” Short Papers IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, vol. 13, No. 7, (Jul. 1994) pp. 950-956.
A. Srinivasan, et al. “Practical Analysis of Cyclic Combinational Circuits,” IEEE 1996 Custom Integrated Circuits Conference, pp. 381-384.
Guest Editorial, IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, vol. 18, No. 1, (Jan. 1999) pp. 1-2.
K. Danckaert, et al. “Strategy for Power-Efficient Design of Parallel Systems,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 7, No. 2, (Jun. 1999) pp. 258-265.
F. Vermeulen, et al., “Extended Design Reuse Trade-Offs in Hardware-Software Architecture Mapping,” (2000) pp. 103-107.
R. Schreiber, et al., “High-Level Synthesis of Nonprogrammable Hardware Accelerators,” IEEE (2000) pp. 1-12.
S. Mahlke, et al., “Bitwidth Cognizant Architecture Synthesis of Custom Hardware Accelerators,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, No. 11, (Nov. 2001) pp. 1355-1371.
P. R. Panda, et al., “Data and Memory Optimization Techniques for Embedded Systems,” ACM Transactions on Design Automation of Electronic Systems, vol. 6, No. 2, (Apr. 2001) pp 149-206.
S. Meftali, et al., “An Optimal Memory Allocation for Application-Specific Multiprocessor System-on-Chip,” (2001) pp. 19-24.
T. Van Achteren, et al., “Data Reuse Exploration Techniques for Loop-dominated Applications,” Proceedings of the 2002 Design, Automation and Test in Europe Conference and Exhibition , IEEE Computer Society,( Jan. 2002).
“Omega Project Source Release, version 1.2 (Aug. 2002),” [on-line] [retrieved on : Jul. 16, 2002], Retrieved from: http://www.cs.umd.edu/projects/omega/release-1.2.html, pp 1-2.
Seeds for Tomorrow's World—IMECnology, [on-line] [Retrieved on Jun. 12, 2002] Retrived from: http://www.imec.be/.
G. Havas, et al. “Extended GCD and Hermite Normal Form Algorithms Via Lattice Basis Reduction,” Experimental Mathmatics, v. 7 (1998).

Affiliated with

Also associated with

Rating

Method and system for memory management optimization does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for memory management optimization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for memory management optimization will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3490081