Method and system for manufacturing a semiconductor device...

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S055000, C716S126000, C716S139000

Reexamination Certificate

active

08042081

ABSTRACT:
A software product including codes for the method of determining parasitic resistance and capacitance from a layout of an LSI is executed by a computer. The method is achieved by providing a plurality of patterns of a wiring structure which contains a target interconnection; and by producing a library configured to store parameters indicating the parasitic resistance and the parasitic capacitance in relation to the target interconnection to each of the plurality of patterns. The producing is achieved by calculating the parameters to a plurality of conditions corresponding to deviation in manufacture of the wiring structure for each of the plurality of patterns.

REFERENCES:
patent: 2002/0077798 (2002-06-01), Inoue et al.
patent: 2006/0048081 (2006-03-01), Kiel et al.
patent: 11-296561 (1999-10-01), None
patent: 2001-265826 (2001-09-01), None
patent: 2001-265826 (2001-09-01), None
patent: 2004-258836 (2004-09-01), None
Tomohiro Fujita et al., Statistical Delay Calculation With Vector Synthesis Model, Transactions of information Processing Society of Japan, Information Processing Society of Japan, Apr. 2000, pp. 927-934, vol. 41, No. 4.
Kenta Yamada, USPTO Office Action, U.S. Appl. No. 12/213,412, Feb. 18, 2011, 8 pages.
Kenta Yamada, USPTO Office Action, U.S. Appl. No. 12/213,412, Jun. 29, 2011, 8 pages.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system for manufacturing a semiconductor device... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for manufacturing a semiconductor device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for manufacturing a semiconductor device... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4287486

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.