Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Timing
Reexamination Certificate
1998-03-23
2001-02-06
Teska, Kevin J. (Department: 2763)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Timing
C716S030000, C716S030000
Reexamination Certificate
active
06185518
ABSTRACT:
FIELD OF THE INVENTION
An embodiment of the present invention relates generally to the field of logic design and, more particularly, to the derivation of design constraints for synthesis of logic blocks.
BACKGROUND
Traditionally, the long, and often tedious, process of digital logic design was carried out by hand. Using a variety of design techniques or heuristic methods, designers constructed logic circuits from available design components. Depending on the task at hand, these design components could be low level components such as transistors, flip-flops or logic gates (e.g., AND gates, OR gates, and NOT gates), higher level components such as counters, multiplexers, random access memories (RAMs), or even microprocessors, or a combination of high and low level components. The designer also had a choice between logic components that performed the same overall function, but that operated at different speeds or that consumed less energy.
Increasingly, however, designers of digital logic rely on computer aided design (“CAD”) programs, such as “Design Compiler,” by Synopsys, Inc. of Mountain View, Calif., to assist in the synthesis of logic circuits. Using CAD programs, designers can design digital logic circuits using a hardware description language instead of working with discrete logic components. Hardware description languages allow the designer to specify the operation of a logic circuit in software. More specifically, designers specify the flow of signals within the circuitry and the logic functions performed on those signals. Presently, this type of program is written at the so-called “data flow level.” Once the designer has programmed the operation of the logic circuit, the CAD program analyzes the program and synthesizes the corresponding logic circuit. The CAD program determines the appropriate logic components and interconnections between components to realize a circuit that satisfies the data flow model. CAD programs are also frequently used to analyze and optimize the performance of gate-level designs. In that case, the input to the CAD program is a gate level design description, as opposed to a data flow level description. The CAD program analyzes the gate level design and synthesizes an improved gate level design.
The synthesized or analyzed logic blocks are often interconnected with other logic blocks to form larger digital logic circuits. However, an important consideration in interconnecting logic blocks is the timing constraints at the interface of the blocks. For example, assume that each of the logic blocks B
1
, B
2
, and B
3
of
FIG. 1
is a block of digital logic to be synthesized or an existing gate level design to be analyzed by a CAD program, and that the blocks are to be interconnected as shown. Block B
2
receives signals from block B
1
, and sends signals to block B
3
. To choose the correct kind and type of components for the blocks, it is necessary to know how fast block B
2
can expect to receive signals from block B
1
, and how long it will take block B
2
to process those signals before passing them to block B
3
. In other words, it is necessary to determine the time constraints at the boundaries of the blocks.
Traditional CAD programs determine time constraints by performing a static timing analysis using a single simulation of the data flow or gate level description of the logic circuit. Static timing analysis finds all the possible timing paths in the circuit through an exhaustive search, and then calculates the timing values of signals on each path to determine if the signal of any path will cause a timing violation (i.e., circuit malfunction). Based on this simulation, the CAD program synthesizes or refines the logic blocks using logic components and interconnections appropriate to the time constraints.
This technique, however, does not always provide accurate timing data. The time it takes logic circuits to process signals depends on various factors, such as the path the signals take through the logic circuit, whether the digital signals are transitioning from high to low versus low to high, and what mode the circuit is operating in. If the circuit is operating in conjunction with a RAM, for example, signals will be processed at different speeds when the circuit is writing to the RAM or reading from the RAM. Moreover, during a static timing analysis, the CAD program does not know the actual circuit state. It therefore assumes the worst case scenario to calculate the timing delay values and the signal timing of each path. The worst case scenario, however, may include analyses of a number of false paths, paths that never occur in real circuit operation. Using a single simulation to obtain timing constraints, current CAD programs do not account for these possible timing variations. Thus, the corresponding synthesized logic circuit may not operate correctly under all operating conditions.
In light of the foregoing, there is a need for a method and system to determine timing constraints from timing data that accurately captures the different operating conditions of a digital logic circuit.
SUMMARY OF THE INVENTION
Methods and systems consistent with the present invention for determining timing constraints between synthesized logic blocks result in a robust design of digital circuitry. In particular, these methods and systems take into account timing variations in the digital logic caused by various factors, such as different circuit operating modes, to synthesize circuitry for operation under the full range of possible operating conditions.
Additional features and advantages of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the system and method particularly pointed out in the written description and claims hereof as well as the appended drawings.
To achieve these and other advantages and in accordance with the purpose of the invention, as embodied and broadly described, a method for generating design constraints for synthesis of a logic block includes the steps of simulating operation of the logic block for a plurality of operating modes, storing timing data for the operating modes, and deriving design constraints from the stored timing data.
A system consistent with this invention includes a processor configured to simulate the operation of the logic block for a plurality of operating modes, and a memory configured to store timing data for the operating modes, wherein the processor is configured to derive design constraints from the stored timing data.
In another aspect, a method consistent with this invention includes the steps of simulating the operation of the logic block for a plurality of operating modes, for each operating mode, storing signal arrival times for at least one input boundary pin and signal departure times for at least one output boundary pin of the logic block, selecting the latest signal arrival time for the input boundary pins, and selecting the earliest signal departure time for the output boundary pins.
In another aspect, a computer-readable medium consistent with this invention contains instructions for controlling a system to perform a method including the steps of simulating operation of the logic block for a plurality of operating modes, storing timing data for the operating modes, and deriving design constraints from the stored timing data.
REFERENCES:
patent: 5465216 (1995-11-01), Rotem et al.
patent: 5541849 (1996-07-01), Rostoker et al.
patent: 5544067 (1996-08-01), Rostoker et al.
patent: 5553276 (1996-09-01), Dean
patent: 5572437 (1996-11-01), Rostoker et al.
patent: 5623418 (1997-04-01), Rostoker et al.
patent: 5696771 (1997-12-01), Beausang et al.
patent: 5870308 (1999-02-01), Dangelo et al.
patent: 5880971 (1999-03-01), Dangelo et al.
J.A. Nestor et al., SALSA: A New Approach to Scheduling with Timing Constraints, IEEE Transactions on Computer-Aided Design of Integrtaed Circuits and Systems, vol. 12, N
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Frejd Russell W.
Sun Microsystems Inc.
Teska Kevin J.
LandOfFree
Method and system for logic design constraint generation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for logic design constraint generation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for logic design constraint generation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2590350