Method and system for isolating faults in a microprocessor and a

Details Method and system for isolating faults in a microprocessor and a Method and system for isolating faults in a microprocessor and a

1978-08-21

1980-04-29

Malzahn, David H.

Excavating

324 73R, 371 20, G06F 1100

Patent

active

042002249

ABSTRACT:
Apparatus and method for testing the operability of a microprocessor and a machine controlled by the microprocessor are described. The input/output ports of the microprocessor are tested by propagating, via a test program in the microprocessor, a test logic level along the ports of the microprocessor. As the test logic level propagates, its position is revealed by the successive energization of adjacent light-emissive devices which are external to the microprocessor but connected to the microprocessor ports. Proper propagation of the test logic level is indicated by a corresponding propagation of light across the light-emissive devices. To test the machine, the microprocessor is put in a quiescent but energized state and test logic levels are applied to the ports coupling data between the microprocessor and the machine. Selected functions of the machine are thus exercised independently of the microprocessor.

REFERENCES:
patent: 3831149 (1974-08-01), Job
patent: 3924109 (1975-12-01), Jhu et al.
patent: 4125763 (1978-11-01), Drabing et al.

Affiliated with

Also associated with

Rating

Method and system for isolating faults in a microprocessor and a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for isolating faults in a microprocessor and a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for isolating faults in a microprocessor and a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1680814