Method and system for interfacing an upgrade processor to a data

Details Method and system for interfacing an upgrade processor to a data Method and system for interfacing an upgrade processor to a data

1994-12-13

1999-04-27

Teska, Kevin J.

G06F 1300, G06F 15177

Patent

active

058988572

ABSTRACT:
A data processing system is disclosed which includes a first processor having an m-byte data width, an n-byte data bus, where n is less than m, and a second processor electrically coupled to the bus which performs bus transactions utilizing n-byte packets of data. An adaptor is electrically coupled between the first processor and the bus which converts n-byte packets of data input from the bus to m-byte packets of data, and converts m-byte packets of data input from the first processor to n-byte packets of data, thereby enabling the first processor to transmit data to and receive data from the bus utilizing m-byte packets of data. In a second aspect of the present invention, a method and system are provided for arbitrating between two bus masters having disparate bus acquisition protocols. In response to a second bus master asserting a bus request when a first bus master controls the bus, control of the bus is removed from the first bus master. Thereafter, in response to a signal transmitted from an arbitration control unit to the first bus master instructing the first bus master to terminate its bus transactions, control of the bus is granted to the second bus master. In response to the second bus master terminating its bus request, control of the bus is granted to the first bus master and a signal is transmitted from the arbitration control unit to the first bus master acknowledging the grant of control.

REFERENCES:
patent: 4214302 (1980-07-01), Schmidt
patent: 4716527 (1987-12-01), Graciotti
patent: 4987529 (1991-01-01), Craft et al.
patent: 4999769 (1991-03-01), Costes et al.
patent: 5113369 (1992-05-01), Kinoshita
patent: 5162979 (1992-11-01), Anzelone et al.
patent: 5253358 (1993-10-01), Thoma, III et al.
patent: 5255376 (1993-10-01), Frank
patent: 5257391 (1993-10-01), DuLac et al.
patent: 5265211 (1993-11-01), Amini et al.
patent: 5291614 (1994-03-01), Baker et al.
patent: 5313231 (1994-05-01), Yin et al.
patent: 5313595 (1994-05-01), Lewis et al.
patent: 5313648 (1994-05-01), Ehlig et al.
patent: 5448704 (1995-09-01), Spaniol et al.
patent: 5649162 (1997-07-01), Klein et al.

Affiliated with

Also associated with

Rating

Method and system for interfacing an upgrade processor to a data does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for interfacing an upgrade processor to a data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for interfacing an upgrade processor to a data will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-692215