Method and system for instruction trace reconstruction utilizing

Details Method and system for instruction trace reconstruction utilizing Method and system for instruction trace reconstruction utilizing

1996-11-25

1999-01-19

Lim, Krisna

395580, G06F 900

Patent

active

058623710

ABSTRACT:
A method and system for instruction trace reconstruction utilizing performance monitor outputs and bus monitoring. Performance projections for processor systems and memory subsystems are important for a correct understanding of work loads within the system. An instruction trace is generally utilized to determine distribution of instructions, identification of register dependencies, branch path analyzes and timing. One well known technique for reconstructing an instruction trace can be accomplished by monitoring bus traffic to determine instruction addresses, data addresses and data during the trace, if the initial architectural state of the system is known. The difficulty in reconstructing an instruction trace from monitored bus traffic can be decreased substantially if more definitive information regarding the actual instruction sequence can be obtained. To this end, an internal performance monitor within the processor system is utilized to generate an output each processor clock cycle which is indicative of the exact number of instructions which were executed during that clock cycle, an indication of whether or not a branch instruction was taken or not taken, an offset for each interrupt vector which has been taken, the number of data cache misses, the number of instruction cache misses, the number of store conditional instructions which were executed and the number of store conditional instructions which failed. This information, in combination with monitored bus traffic may be utilized to efficiently and accurately reconstruct an instruction trace without adversely affecting performance of the system under test.

REFERENCES:
patent: 4241416 (1980-12-01), Tarczy-Hornoch
patent: 4598364 (1986-07-01), Gum et al.
patent: 5136590 (1992-08-01), Polstra et al.
patent: 5289587 (1994-02-01), Razban
patent: 5321828 (1994-06-01), Phillips et al.
patent: 5359608 (1994-10-01), Belz et al.
patent: 5446876 (1995-08-01), Levine et al.
patent: 5491793 (1996-02-01), Somasundaram et al.
patent: 5742804 (1998-04-01), Yeh et al.

Affiliated with

Also associated with

Rating

Method and system for instruction trace reconstruction utilizing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for instruction trace reconstruction utilizing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for instruction trace reconstruction utilizing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1254625