Patent
1996-02-02
1997-08-19
Shin, Christopher B.
395842, 395413, 395416, 395853, G06F 1300
Patent
active
056597983
ABSTRACT:
In a computer system the typically high overhead requirement for CPU instructions to operate a conventional direct memory access (DMA) controller are reduced to two user-level memory references via User-level Direct Memory Access (UDMA). The UDMA apparatus is located between the CPU and a DMA Controller, whereby the UDMA is programmed to use existing virtual memory translation hardware of the associated computer system to perform permission checking and address translation without Kernel involvement, and otherwise use minimal Kernel involvement for other operations.
REFERENCES:
patent: 4419728 (1983-12-01), Larson
patent: 4550368 (1985-10-01), Bechtolsheim
patent: 4797812 (1989-01-01), Kihara
patent: 4868738 (1989-09-01), Kish et al.
patent: 4959770 (1990-09-01), Kondo et al.
patent: 5109491 (1992-04-01), Nakagawa et al.
patent: 5301287 (1994-04-01), Herrellet al.
patent: 5444853 (1995-08-01), Lentz
patent: 5491802 (1996-02-01), Thompson et al.
patent: 5530821 (1996-06-01), Miyamoto
patent: 5586253 (1996-12-01), Green
Brian N. Bershad, David D. Redell, and John R. Ellis; "Fast Mutual Exclusion for Uniprocessors"; Proceedings of 5th International Conference on Architectural Support for Programming Languages and Operating systems, pp. 223-233, 1992.
M. Bhumrich, C. Dubnicki, E. W. Felten, K. Li, and M. R. Mesarina; "Virtual-Memory-Mapped Network Interfaces Designs"; Proceedings of Hot Interconnects II Symposium, pp. 134-142, Aug. 1994.
M. Bhumrich, K. Li, R. Alpert, C. Dubnicki, E. W. Felten, and Sandberg; "Virtual Memory Mapped Network Interface for the SHRIMP Multicomputer"; Proceedings of 21st International Symposium on Computer Architecture, pp. 142-153, Apr. 1994.
John Heinlein, Kourosh Gharachorloo, Scott Dresser, and Anoop Gupta; "Integration of Message Passing and Shared Memory in the Stanford FLASH Multiprocessor"; Proceedings of 6th International conference on Architectural Support for Programming Languages and Operating Systems, pp. 38-50, Oct. 1994.
John L. Hennessy and David A. Patterson; "Computer Architecture: A Quantitive Approach"; Morgan Kaufman, 1996, pp. 533-527, 560, 561.
Mark Homewood and Moray McLaren; "Meiko CS-2 Interconnect Elan--Elite Design"; Proceedings of Hot Interconnects '93 Symposium, Aug. 2993.
Jiun-Ming Hsu and Prithviralj Banerjee; "A Message Passing Coprocessor for Distributed Memory Multicomputers"; Proceedings of Supercomputing '90, pp. 720-729, Nov. 1990.
Jeffrey Kuskin, David Ofelt, Mark Heinrich, John Heinlein, Richard Simoni, Kourosh Gharachorloo, John Chapin, David Nakahira, Joel Baxter, Mark Horowitz, Anoop Gupta, Mendel Rosenblum and John Hennessy; "The Stanford FLASH Multiprocessor"; Proceedings of 21st International Symposium on Computer Architecture, pp. 302-313, Apr. 1994.
C.E. Leiserson, Z.S. Abuhamdeh, D.C. Douglas, C.R. Feynman, M.N. Ganmukhi, J.V. Hill, D. Hillis, B.C. Kusznaul, M.A. St. Pierre, D.S. Wells, M.C. Wong, S. Yang, and R. Zak; "The Network Architecture of the Connection Machine CM-5"; Proceedings of 4th ACM Symposium on Parallel Algorithms and Architectures, pp. 272-285, Jun. 1992.
R.S. Nikhil, G.M. Papadopoulos, and Arvind; *T; "A Multihreaded Massively Parallel Architecture"; Proceedings of 19th International Symposium on Computer Architecture; pp. 156-167, May 1992.
Thinking Machines Corporation; CM-5 Technical Summary, 1991.
Blumrich Matthias Augustin
Dubnicki Cezary
Felten Edward William
Li Kai
LandOfFree
Method and system for initiating and loading DMA controller regi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for initiating and loading DMA controller regi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for initiating and loading DMA controller regi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1113746