Method and system for indexing the assignment of intermediate st

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

3642318, 364263, 3642631, 364DIG1, G06F 928

Patent

active

054918294

ABSTRACT:
A method and system for enhanced instruction dispatch efficiency in a superscalar processor system having a plurality of intermediate storage buffers, a plurality of general purpose registers, and a storage buffer index. Multiple scalar instructions may be simultaneously dispatched from a dispatch buffer to a plurality of execution units. Each of the multiple scalar instructions generally include at least one source operand and one destination operand. A particular one of the plurality of intermediate storage buffers is assigned to a destination operand within a selected one of the multiple scalar instructions. A relationship between the particular one of the plurality of intermediate storage buffers and a designated one of the plurality of general purpose registers is stored in the storage buffer index at that time when the instruction which has been dispatched is replaced in the dispatcher by another instruction in the application program sequence. Results of execution from the selected one of the multiple scalar instructions are stored in the particular one of the intermediate storage buffers when the selected instruction is executed. The storage buffer index is used to determine which storage buffers to use as source operands for those instructions which are dispatched between the time that a storage buffer has been assigned for a specific general purpose register and the results of execution are moved from the storage buffer into the general purpose register.

REFERENCES:
patent: 5237694 (1993-08-01), Horne
patent: 5293602 (1994-03-01), Fukagawa
patent: 5345569 (1994-09-01), Tran
patent: 5367650 (1994-11-01), Sharangpani
patent: 5416913 (1995-05-01), Grochowski
"The Metaflow Architecture" by V. Popescu et al., IEEE Micro, Jun. 1991, Metaflow Technologies Inc., pp. 10-13, 63-73.
Mike Johnson, "Superscalar Microprocessor Design", 1991, Prentice Hall, Englewood Cliffs, N.J. pp. 44-50, 168-170.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system for indexing the assignment of intermediate st does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for indexing the assignment of intermediate st, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for indexing the assignment of intermediate st will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-247240

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.