Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2003-12-17
2010-11-02
Shah, Kamini S (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S013000, C703S015000, C703S016000, C703S022000, C714S030000, C714S031000, C714S032000, C714S034000, C714S739000, C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07827017
ABSTRACT:
A system and method for performing circuit simulation is described. The present approach provides methods and systems that create reusable and independent measurements for use with circuit simulators. Also disclosed are parallelizable measurements having looping constructs that can be run without interference between parallel iterations. Reusability is enhanced by having parameterized measurements. Revisions and history of the operating parameters of circuit designs subject to simulation are tracked. Mechanisms are provided that allow for viewing, measurement or other manipulation of signals at specific locations in a circuit design for simulation, such as parameters that include observation points which are implemented using probes. One approach to executing a measurement is via a controllable and flexible control statement, which in one embodiment is the “run” statement. Improved interfaces for viewing, controlling, and manipulating simulations and simulation results are also provided.
REFERENCES:
patent: 5230053 (1993-07-01), Zaiki
patent: 5247468 (1993-09-01), Henrichs et al.
patent: 5801958 (1998-09-01), Dangelo et al.
patent: 5974248 (1999-10-01), Graef
patent: 6053949 (2000-04-01), Takai et al.
patent: 6077304 (2000-06-01), Kasuya
patent: 6083269 (2000-07-01), Graef et al.
patent: 6123734 (2000-09-01), Sato
patent: 6154719 (2000-11-01), Saitoh et al.
patent: 6292765 (2001-09-01), Ho et al.
patent: 6510405 (2003-01-01), Gilbertson
patent: 6557127 (2003-04-01), Adams et al.
patent: 6560572 (2003-05-01), Balaram et al.
patent: 6609230 (2003-08-01), Li
patent: 6769100 (2004-07-01), Acar et al.
patent: 6842727 (2005-01-01), Hayashi
patent: 6871331 (2005-03-01), Bloom et al.
patent: 6885983 (2005-04-01), Ho et al.
patent: 6931572 (2005-08-01), Schubert et al.
patent: 7072816 (2006-07-01), Bullis et al.
patent: 7072818 (2006-07-01), Beardslee et al.
patent: 7079997 (2006-07-01), Hsu et al.
patent: 2002/0173942 (2002-11-01), Rajsuman et al.
patent: WO 95/32476 (1995-11-01), None
patent: WO 01/040941 (2001-06-01), None
Delpasso et al. “Virtual Simulation of Distributed IP-Based Designs”, ACM 1999.
Jou et al. “Coverage Analysis Techniques for HDL Design Validation”, 2003.
Unger et al. “An External State Management System for Optimistic Parallel Simulation”, Proceedings of the 1993 Winter Simulation Conference.
Caunegre et al. “Achieving Simulation-Based Test Program Verification and Fault Simulation Capabilities for Mixed-Signal Systems”, IEEE 1995.
Spectrum News, “Using Probe on a Spice File”, Summer 2000, pp. 1-5.
Ferscha et al. “Java Based Conservative Distributed Simulation”, Proceedings of the 1996 Winter Simulation Conference.
Peir et al. “Minimum Distances: A Method for Partitioning Recurrences for Multiprocessors” 1989, pp. 1203-1211.
Shiflet, “Problem Solving in C Including Breadth & Laboratories”, 1995, pp. 257-465.
Chen et al. “Efficient Approach for Monte Carlo Simulation Experiments and its Applications to Circuit Design Systems” 2001, pp. 65-71.
Microsolft Computer Dictionary 5th Edition.
Office Action dated Jun. 9, 2009 for U.S. Appl. No. 10/739,878.
Office Action dated Dec. 31, 2008 for U.S. Appl. No. 10/739,878.
Office Action dated Jun. 25, 2008 for U.S. Appl. No. 10/739,878.
Office Action dated Feb. 19, 2008 for U.S. Appl. No. 10/739,878.
Office Action dated Aug. 8, 2006 for U.S. Appl. No. 10/739,878.
Final Office Action dated Dec. 29, 2009 for U.S. Appl. No. 10/739,878.
User's Guide Debussy, NOVAS Software, Inc., San Jose, CA 2000.
P. Miller, “Parallel, Distributed Scripting with Python,” Center for Applied Scientific Computing, Lawrence Livermore National Laboratory; pp. 1-15.
Ian Foster, et al., “The Nexus Approach to Integrating Multithreading and Communication,” Mathematics and Computer Science Division, Argonne National Laboratory, Argonne, IL, Beckman Institute, California Institute of Technology, Pasadena, Ca, pp. 1-22.
Terrene Diaz, et al., “The Argonne Voyager Multimedia Server,” Mathematics and Computer Science Division, Argonne National Laboratorr, Argonne, IL 60439.
International Search Report dated Nov. 11, 2005 (PCT/US2003/40589).
Avanti Corporation “AvanWaves User Guide” Version 1997.2, May 1997, Avantl Corporation, Sunnyvale, CA.
Office Action dated Nov. 24, 2006 for U.S. Appl. No. 10/739,878.
Office Action dated Jul. 30, 2007 for U.S. Appl. No. 10/739,878.
Notice of Allowance dated May 27, 2010 for U.S. Appl. No. 10/739,878.
Non-Final Office Action dated Jun. 25, 2010 for U.S. Appl. No. 10/739,878.
Cadence Design Systems Inc.
Patel S.
Shah Kamini S
Vista IP Law Group LLP.
LandOfFree
Method and system for implementing circuit simulators does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for implementing circuit simulators, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for implementing circuit simulators will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4231316