Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2006-02-07
2006-02-07
Frejd, Russell (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C714S740000, C716S030000, C716S030000
Reexamination Certificate
active
06996513
ABSTRACT:
A method and system for identifying an inaccurate model of a hardware circuit includes the steps of simulating a digital model and an analogue model of the circuit to provide first and second sets of simulation results respectively. For each result in the first and second sets of simulation an integer value is determined which represents that result. The integer values are stored in first and second sets of comparison results respectively and the sets of comparison results are compared. An output signal indicating that at least one of the models is inaccurate is produced if the comparison results contradict.
REFERENCES:
patent: 4792913 (1988-12-01), Buckland et al.
patent: 5297066 (1994-03-01), Mayes
patent: 5426770 (1995-06-01), Nuber
patent: 5463563 (1995-10-01), Bair et al.
patent: 5481484 (1996-01-01), Ogawa et al.
patent: 5557672 (1996-09-01), Perry et al.
patent: 5822567 (1998-10-01), Takeuchi
patent: 5920830 (1999-07-01), Hatfield et al.
patent: 5991522 (1999-11-01), Shoen
patent: 6230114 (2001-05-01), Hellestrand et al.
patent: 6230294 (2001-05-01), Saito
patent: 6560757 (2003-05-01), Ballam
patent: 6785642 (2004-08-01), Ballam
patent: 6813597 (2004-11-01), Demler
patent: 6847926 (2005-01-01), Ballam
patent: 6912494 (2005-06-01), Ballam
patent: 0 508 075 A23 (1992-10-01), None
patent: 2 362 728 (2001-11-01), None
patent: 2 363 214 (2001-12-01), None
Eduardo L. Acuna, “Simulation techniques for Mixed ANalog/Digital Circuits” IEEE Journal of solid-state Circuits vol. . . . 25, No. 2 Apr. 1990. pp. 353-363.
Goblick et al., T. Analog Source Digitization: A Comparison of Theory and Practice, IEEE Transactions on Information Theory, vol. 13, No. 2, Apr. 1967, pp. 323-326.
Ghosh et al., A. Formal Vertification of Synthesized Mixed Signal Designs Using *BMDs*, IEEE 13th International Conference on VLSI Design, Jan. 2000, pp. 84-90.
Maulik et al., P.C. Integer Programming Based Topology Selection of Cell-Level Analog Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, No. 4, Apr. 1995, pp. 401-412.
Standard Search Report from United Kingdom application No. 0014038.4.
Dumlugol D. et al., “Analog Modeling Using Event-Driven HDL's” Proceedings Of The Seventh International Conference on VLSI Design (Cat. No. 94TH0612-2), Proceedings of 7thInternational Conference on VLSI Design, Calcutta, India, Jan. 5-8, 1994, pp. 53-56.
Peralias E., et al., “A VHDL-based methodology For The Design and Verification of Pipeline A/D Converters” Proceedings Design, Automation and Test In Europe Conference and Exhibition 2000 (Cat. No. PR00537), Proceedings of Meeting On Design Automation and Test In Europe, Paris, France, Mar. 27-30, 2000, pp. 534-538.
British Search Report from United Kingdom priority application No. 0014038.4, filed Jun. 8, 2000.
Frejd Russell
Jorgenson Lisa K.
Morris James H.
STMicroelectronics Limited
Wolf Greenfield & Sacks P.C.
LandOfFree
Method and system for identifying inaccurate models does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for identifying inaccurate models, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for identifying inaccurate models will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3686440