Coded data generation or conversion – Digital code to digital code converters – To or from constant distance codes
Reexamination Certificate
2005-08-30
2005-08-30
Tokar, Michael (Department: 2819)
Coded data generation or conversion
Digital code to digital code converters
To or from constant distance codes
C341S098000
Reexamination Certificate
active
06937172
ABSTRACT:
A system for gray-code counting in an integrated circuit such as a programmable logic device uses a binary adder coupled to a binary counter output and to a selected binary offset value. The binary adder provides a binary sum that is converted to a gray code value by a binary-to-gray converter. The gray code value represents the binary sum output.
REFERENCES:
patent: 4119961 (1978-10-01), Rockett, Jr.
patent: 4942553 (1990-07-01), Dalrymple et al.
patent: 5426756 (1995-06-01), Shyi et al.
patent: 5754614 (1998-05-01), Wingen
patent: 5898893 (1999-04-01), Alfke
patent: 6041370 (2000-03-01), Guyt
patent: 6308249 (2001-10-01), Okazawa
patent: 6314154 (2001-11-01), Pontius
patent: 6337893 (2002-01-01), Pontius
patent: 6366530 (2002-04-01), Sluiter et al.
patent: 6389490 (2002-05-01), Camilleri et al.
patent: 6401148 (2002-06-01), Camilleri
patent: 6405269 (2002-06-01), Camilleri et al.
patent: 6434642 (2002-08-01), Camilleri et al.
patent: 6801143 (2004-10-01), Oberai et al.
Clifford E. Cummings and Peter Alfke; “Simulation and Synthesis Techniques for Asynchronous FIFO Design with Asynchronous Pointer Comparisons”; Re 1.1;SNUG San Jose 2002; pp. 1-18.
Xilinx, Inc.; “170 MHz FIFOs Using the Virtex Block SelectRam+ Feature”; XAPP131 (v 1.7); Mar. 26, 2003; available from Xilinx, 2100 Logic Drive, San Jose, Califonia 95124; pp. 1-7.
Xilinx, Inc.; “Synchronous and Asynchronous FIFO Designs”; XAPP 051 (Version 2.0); Sep. 17, 1996; available from Xilinx, 2100 Logic Drive, San Jose, California 95124; pp. 1-12.
U.S. Appl. No. 10/838,957, filed May 4, 2004, Lowe et al.
U.S. Appl. No. 10/839,201, filed May 4, 2004, Lowe et al.
U.S. Appl. No. 10/839,402, filed May 4, 2004, Lowe et al.
Xilinx, Inc.; “Asynchronous FIFO in Virtex-II FPGAs”; TechXclusives; downloaded Apr. 12, 2004 from http:// support.xilinx.com/xlnx/xweb/sil—tx—printfriendly.jsp?BV—SessionID=@@@@116 . . . ; pp. 1-3.
Alfke Peter H.
Hao Eunice Y. D.
Lowe Wayson J.
Ngai Tony K.
Hewett Scott
Kanzaki Kim
Nguyen Linh Van
Tokar Michael
Xilinx , Inc.
LandOfFree
Method and system for gray-coding counting does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for gray-coding counting, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for gray-coding counting will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3469271