Method and system for generating compact code for the loop unrol

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 9445

Patent

active

06035125&

ABSTRACT:
A loop unrolling trasformation specified by loop unrolling factors UF[1], . . . , UF[k] is performed on a perfect nest of k multiple loops to produce an unrolled loop representation as follows. Moving from the outermost loop to the innermost loop of the nest, the unroll factor UF[j] of the current loop is examined. First, the separate unrolled loop body is expanded by the specified unroll factor UF[j]. Second, the loop header for the current loop is adjusted so that if the loop's iteration count, COUNT[j], is known to be less than or equal to the unroll factor, UP[j], then the loop header is simply an assignment of the index variable to the lower-bound expression; otherwise, the loop header is adjusted so that the unrolled loop's iteration count equals .left brkt-bot.COUNT[J]/UF[J].right brkt-bot. a rounded down truncation of the division. Third, a remainder loop nest is generated, if needed. The size of the generated code when unrolling multiple nested loops is substantially reduced. The proportion of the object code comprising lower execution frequency remainder loops is also substantially reduced. The compile-time of unrolled multiple nested loops is also substantially reduced.

REFERENCES:
patent: 5121498 (1992-06-01), Gilbert et al.
patent: 5430850 (1995-07-01), Papadopoulos et al.
patent: 5560029 (1996-09-01), Papadopoulos et al.
patent: 5704053 (1997-12-01), Santhanam
patent: 5770894 (1998-06-01), Agarwal
patent: 5790859 (1998-08-01), Sarkar
patent: 5797013 (1998-08-01), Mahadevan et al.
patent: 5842022 (1998-11-01), Nakahira et al.
patent: 5930510 (1999-07-01), Beylin et al.
patent: 5950003 (1999-09-01), Kaneshiro et al.
Title: "A Comparative Evaluation of Sofware Technique to Hide Memory Latency", Author: Kurjan eta al, Source: IEEE, 1995.
Title: "Combining Loop Trnasformations Considering Caches and Scheduling", Author: Wolf et al, source: IEEE, 1996.
Title: "Optimal Sofware Pipelining of Nested Loops", Author: J. Ramanujam, Source: IEEE, 1994.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system for generating compact code for the loop unrol does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for generating compact code for the loop unrol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for generating compact code for the loop unrol will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-371116

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.