Method and system for generating an ATPG model of a memory...

Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Target device

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S104000, C717S109000

Reexamination Certificate

active

06959272

ABSTRACT:
A method and system for constructing a structural model of a memory for use in ATPG (Automatic Test Pattern Generation). According to an embodiment of the present invention, behavioral models of memories of the simulation libraries are re-coded into simplified behavioral models using behavioral hardware description language (e.g., Verilog). Then, the simplified behavioral models are automatically converted into structural models that include ATPG memory primitives. The structural models are then stored for subsequent access during pattern generation. In one embodiment, for modeling random access memories (RAMs), the ATPG memory primitives include memory primitives, data bus primitives, address bus primitives, read-port primitives and macro output primitives. In another embodiment, for modeling content addressable memories (CAMs), the ATPG memory primitives include memory primitives, compare port primitives and macro output primitives. An advantage of the present invention is that functional equivalence between the simplified behavioral models and the simulation models can be easily verified with the same behavioral hardware description language simulator (e.g., Verilog simulator). Another advantage of the present invention is that very complicated memories, such as CAMs, can be accurately modeled for ATPG.

REFERENCES:
patent: 5508641 (1996-04-01), Appenzeller et al.
patent: 5668492 (1997-09-01), Pedersen et al.
patent: 5696771 (1997-12-01), Beausang et al.
patent: 5796990 (1998-08-01), Erle et al.
patent: 5864704 (1999-01-01), Battle et al.
patent: 6148436 (2000-11-01), Wohl
patent: 6212669 (2001-04-01), Jain
“Testing “untestable” faults in three-state circuits” by Wohl et al, 0-8-86-7304-Apr. 1996, IEEE pp. 324-333.
“The Computer Science and Engineering Handbook”, by Allen B. Tucker, CRC Press ISBN: 0-8493-2909-4, 1996, pp. 450-453.
“HDL Chip Design” by Douglas J. Smith, 1996, Ninth printing 2001 minor updates, ISBN 0-9651934-3-8, pp. 38-40.
CRC Handbook of Mathematical Science, 5th Edition, William H. Beyer, CRC Press, Inc.,Fourth Printing, 1985, ISBN 0-8493-0655-8, p. 47.
Tutorial and Survey Paper: Gate-Level Test Generation for Sequential Circuits by Kwang-Ting Cheng, ACM Transactions on Design Automation of Electronic Systems, vol. 1, No. 4, Oct. 1996, pp. 405-442.
“Using Verilog simulation libraries for ATPG”, Wohl et al, Test Conference, 1999. Proceedings, International, 1999 pp. 1011-1020.
“Defining ATPG rules checking in STIL”, Wohl et al, Test Conference, 1998. Proceedings., International, 1998 pp. 971-979.
“Using ATPG for clock rules checking in complex scan designs”, Wohl et al, VLSI Test Symposium, 1997., 15th IEEE, 1997 pp. 130-136.
“Test generation for ultra-large circuits using ATPG constraints and test pattern templates”, Wohl et al, Test Conference, 1996. Proceeedings., International, 1996.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system for generating an ATPG model of a memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for generating an ATPG model of a memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for generating an ATPG model of a memory... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3473822

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.