Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Patent
1994-06-07
1999-11-23
An, Meng-Ai T.
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
712 14, 712 16, 712 12, G06F 1516
Patent
active
059918667
ABSTRACT:
A system and method for generating a program to enable reassignment of data items among processors in a massively-parallel computer to effect a predetermined rearrangement of address bits. The computer has a plurality of processing elements, each including a memory. Each memory includes a plurality of storage locations for storing a data item, each storage location within the computer being identified by an address, comprising a plurality of address bits having a global portion comprising a processing element identification portion and a local portion identifying the storage location within the memory of the particular processing element. The system generates a program to facilitate use of a predetermined set of tools to effect a reassignment of data items among processing elements and storage location to, in turn, effect a predetermined rearrangement of address bits. The system includes a global processing portion and a local processing portion. The global processing portion generates a global program portion to enable use of the tools to effect a reassignment of data items as among said processing elements to, in turn, effect a rearrangement of the global portion of said address bits. The local processing portion generates a local program portion to enable use of the tools to effect a reassignment of data items as among storage locations within said processing elements to, in turn, effect a rearrangement of the local portion of said address bits.
REFERENCES:
patent: 3699535 (1972-10-01), Klein
patent: 4720780 (1988-01-01), Dolecek
patent: 4907148 (1990-03-01), Morton
patent: 5230079 (1993-07-01), Grondalski
patent: 5237691 (1993-08-01), Robinson et al.
patent: 5243699 (1993-09-01), Nickolls et al.
patent: 5247632 (1993-09-01), Newman
patent: 5367692 (1994-11-01), Edelman
Journal of Parallel and Distributed Computing, "Optimal Matrix Transposition and Bit Reversal on Hypercubes : All-To-All Personalized Communication," By Edelman, Copyright 1991.
Heller Steven K.
Shaw Andrew
An Meng-Ai T.
Davis Jr. Walter D.
TM Patents, LP
LandOfFree
Method and system for generating a program to facilitate rearran does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for generating a program to facilitate rearran, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for generating a program to facilitate rearran will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1235270