Patent
1995-01-23
1996-07-16
Beausoliel, Jr., Robert W.
G11C 2900
Patent
active
055376320
ABSTRACT:
A method for fault coverage testing an integrated circuit having a memory device with word locations, including the steps of setting test data to an initial value, dependently making the test data unique for each of the word locations, and automatically, dependently testing each bit of each of the word locations for a fault using the unique test data which corresponds to the word location being tested. Alternatively, the method may include the steps of inverting a bit of test data, writing the test data to a current word location of the memory device, reading test data from the current word location of the memory device, rotating the test data read by one bit position, repeating the writing, reading and rotating a predetermined number of times for each of the word locations, and comparing the test data read from a last word location of the memory device with a predetermined value. A system for performing the fault coverage testing method is also disclosed.
REFERENCES:
patent: 3751649 (1973-08-01), Hart, Jr.
patent: 4061908 (1977-12-01), de Jonge et al.
patent: 4332028 (1982-05-01), Joccotton et al.
patent: 4335457 (1982-06-01), Early
patent: 4363124 (1982-12-01), Aichelmann, Jr.
patent: 4414665 (1983-11-01), Kimura et al.
patent: 4450560 (1984-05-01), Conner
patent: 4485435 (1984-11-01), Sibley
patent: 4601033 (1986-07-01), Whelan
patent: 4680761 (1987-07-01), Burkness
patent: 4712216 (1987-12-01), Glaise
patent: 4715034 (1987-12-01), Jacobson
patent: 4726023 (1988-02-01), Carter et al.
patent: 4751636 (1988-06-01), Sibley
patent: 4757503 (1988-07-01), Hayes et al.
patent: 4782487 (1988-11-01), Smelser
patent: 4872168 (1989-10-01), Aadsan et al.
patent: 4873686 (1989-10-01), Tada et al.
patent: 4878174 (1989-10-01), Watkins et al.
patent: 4912395 (1990-03-01), Sato et al.
patent: 4918378 (1990-04-01), Katircioglu et al.
patent: 4972418 (1990-11-01), Chou
patent: 5033048 (1991-07-01), Pierce et al.
patent: 5091908 (1992-02-01), Zorian
You et al., "A Self-Testing Dynamic RAM Chip", Journal of Solid-State Circutis, vol. sc-20, No. 1 Feb. 1985, pp. 428-435.
Srini, "Fault Location in a Semiconductor Random-Access Memory Unit", Transactions on Computers, vol. c-27, No. 4, Apr. 1978, pp. 349-358.
Papachristou et al., "An Improved Method for Detecting Functional Faults in Semiconductor Random Access Memories", Transactions on Computers, vol. c-34 No. 2, Feb. 1985 pp. 110-116.
Suk et al., "A March Test for Functional Faults in Semiconductor Random Access Memories", Transactions on Computers, vol. c-30 No. 12, Dec. 1981, pp. 982-985.
Nair et al., "Efficient Algorithms for Testing Semiconductor Random-Access Memories", Transactions on Computers, vol. c-27, No. 6, Jun. 1978 pp. 572-576.
Knaizuk et al., "An Optimal Algorithm for Testing Stuck-at Faults in Random Access Memories", Transactions on Computers, vol. c-26 No. 11, Nov. 1977 pp. 1141-1144.
Hayes, "Testing Memories for Single-Cell Pattern-Sensitive Faults", Transactions on Computers, vol. c-29, No. 3, Mar. 1980 pp. 249-254.
Franklin et al., "A Built-In Self-Test Algorithm for Row/Column Pattern Sensitive Faults in RAM's", Journal of Solid-State Circuits, vol. 25, No. 2, Apr. 1990 pp. 514-523.
Kinoshita et al., "Built-In Testing of Memory Using an On-Chip Compact Testing Scheme", Transactions on Computers, vol. c-35, No. 10 Oct. 1986 pp. 862-870.
Beausoliel, Jr. Robert W.
NEC America
Wright Norman M.
LandOfFree
Method and system for fault coverage testing memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for fault coverage testing memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for fault coverage testing memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1793224