Method and system for executing a context-altering instruction w

Details Method and system for executing a context-altering instruction w Method and system for executing a context-altering instruction w

1997-08-25

1999-04-27

Kim, Kenneth S.

395570, 395740, G06F 944

Patent

active

058988645

ABSTRACT:
A method and system for executing a context-altering instruction within a processor are disclosed. The processor has a superscalar architecture that includes multiple pipelines, buffers, registers, and execution units. The processor also includes a machine state register for identifying a context of the processor, and a shadow machine state register in conjunction with the machine state register. During operation, a first state of the machine state register is copied to the shadow machine state register. Instructions are executed in accordance with a context identified by the first state of the machine state register. The first state of the shadow machine state register is subsequently altered to a second state in response to decoding a context-altering instruction. The context-altering instruction and subsequent instructions are then executed in accordance with the second state of the shadow machine state register. Finally, the first state of the machine state register is altered to the second state in response to a completion of the context-altering instruction. As a result context synchronization operations are avoided.

REFERENCES:
patent: 4531185 (1985-07-01), Halpern et al.
patent: 5016166 (1991-05-01), Van Loo et al.
patent: 5057997 (1991-10-01), Chang et al.
patent: 5127098 (1992-06-01), Rosenthal et al.
patent: 5269017 (1993-12-01), Hayden et al.
patent: 5293613 (1994-03-01), Hayden et al.
patent: 5313634 (1994-05-01), Eickemeyer
patent: 5335331 (1994-08-01), Murao et al.
patent: 5384906 (1995-01-01), Horst
patent: 5392421 (1995-02-01), Lennartsson
patent: 5394529 (1995-02-01), Brown, III et al.
patent: 5428779 (1995-06-01), Allegrucci et al.
patent: 5454087 (1995-09-01), Narita et al.
patent: 5522053 (1996-05-01), Yoshida et al.
patent: 5530825 (1996-06-01), Black et al.
patent: 5535397 (1996-07-01), Durante et al.
patent: 5550993 (1996-08-01), Ehlig et al.
patent: 5598546 (1997-01-01), Blomgren
IBM Technical Disclosure Bulletin, vol. 31, No. 4, Sep. 1988, "Fast Parallel Processor Notification".

Affiliated with

Also associated with

Rating

Method and system for executing a context-altering instruction w does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for executing a context-altering instruction w, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for executing a context-altering instruction w will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-692345