Pulse or digital communications – Equalizers – Automatic
Reexamination Certificate
2006-05-30
2010-11-23
Payne, David C (Department: 2611)
Pulse or digital communications
Equalizers
Automatic
Reexamination Certificate
active
07839923
ABSTRACT:
A communications system includes a carrier recovery module that determines a carrier frequency offset of an input signal. A rotator module rotates the input signal to minimize the carrier frequency offset and generates a compensated signal. A correlator module correlates the compensated signal with a unique word to obtain a timing correction. An equalizer module equalizes the compensated signal based on the timing correction and generates an equalized signal. The carrier recovery module includes a burst detector module that detects a burst in response to a preamble of the input signal and an average detector to set a gain of a programmable gain amplifier (PGA). The average detector is disabled during burst search by the burst detector module and enabled at a beginning of each burst, outputs burst data to a digital signal processor when the average detector is enabled, and does not output the burst data to the digital signal processor when the average detector is disabled.
REFERENCES:
patent: 3978407 (1976-08-01), Forney et al.
patent: 5134578 (1992-07-01), Garverick et al.
patent: 5283811 (1994-02-01), Chennakeshu et al.
patent: 5367540 (1994-11-01), Kakuishi et al.
patent: 5610950 (1997-03-01), Duch
patent: 6489909 (2002-12-01), Nakao et al.
patent: 6603825 (2003-08-01), Pecen
patent: 6640093 (2003-10-01), Wildhagen
patent: 6891908 (2005-05-01), Matsu Moto et al.
patent: 7020190 (2006-03-01), Sullivan
patent: 7039130 (2006-05-01), Hurley
patent: 7173982 (2007-02-01), Yang et al.
patent: 7184729 (2007-02-01), Kluge et al.
patent: 7245686 (2007-07-01), Weiss et al.
patent: 7313196 (2007-12-01), Hall et al.
patent: 7352411 (2008-04-01), Jaffe
patent: 7457366 (2008-11-01), Maltsev et al.
patent: 7474695 (2009-01-01), Liu et al.
patent: 2004/0161055 (2004-08-01), Sinha
patent: 2005/0176394 (2005-08-01), Inogai
patent: 2005/0216540 (2005-09-01), Wen et al.
patent: 2005/0276354 (2005-12-01), Su et al.
Wolfgang et al (“80-Mb/s QPSK and 72-Mb/s 64-QAM Flexible and Scalable Digital OFDM Transceiver ASICs for Wireless Local Area Networks in the 5-GHz Band” IEEE Journal of Solid-State Circuits, IEEE Service Center, Piscataway, N J, US, vol. 36, No. 11 Nov. 2002, pp. 1831-1834, XP011061618, ISSN: 0018-9200).
Lin et al (“On-Line CORDIC Algorithms”, IEEE Transactions on Computers, Publication Date: Aug. 1990, vol. 39, Issue: 8 On pp. 1038-1052).
Nakao et al (US6489909) in view of Lin et al (“On-Line CORDIC Algorithms”, IEEE Transactions on Computers, Publication Date: Aug. 1990, vol. 39, Issue: 8 On pp. 1038-1052).
Wolfgang Eberle et al: “80-Mb/s QPSK and 72-Mb/s 64-QAM Flexible and Scalable Digital OFDM Transceiver ASICs for Wireless Local Area Networks in the 5-GHz Band” IEEE Journal of Solid-State Circuits, IEEE Service Center, Piscataway, NJ, US, vol. 36, No. 11, Nov. 2002, pp. 1831-1834, XP011061618, ISSN: 0018-9200.
Denwei Fu et al: “A Fast Synchronizer for Burst Modems with Simultaneous Symbol Timing and Carrier Phase Estimations” Circuits and Systems, 2000. Proceedings. ISCAS 200 Geneva, The 2000 IEEE International Symposium on May 28-31, 2000, Piscataway, NJ, USA, IEEE, vol. 3, May 28, 2000, pp. 379-382, XP010502547.
Notification of Transmittal of The International Search Report and The Written Opinion of the International Searching Authority, or The Declaration for International Application No. PCT/US2006/022669, dated Nov. 6, 2006, 14 pages.
U.S. Appl. No. 60/693,457, filed Jun. 22, 2005, Wang, Cindy Chun et al.
U.S. Appl. No. 60/766,591, filed Jan. 30, 2006, Zhou, Xuan et al.
H. Dawid and H. Meyr, “CORDIC Algorithms and Architectures,” Chapter 24, 1999. http://www.eecs.berkeley.edu/˜newton/Classes/EE290sp99/lectures/ee290aSp996—1/cordic—chap24.pdf.
Kota, K.; Cavallaro, J.r., “Numerical Accuracy and Hardware Tradeoffs for CORDIC Arithmetic for Special-Purpose Processors.” IEEE Transactions on Computers, vol. 42, No. 7, pp. 769-779, Jul 1993.
Ray Andraka; “A survey of CORDIC algorithms for FPGA based computers”; 1998; 10 pages.
Li Guogang
Wang Cindy Chun
Marvell World Trade Ltd.
Nguyen Leon-Viet Q
Payne David C
LandOfFree
Method and system for equalizing received signals in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for equalizing received signals in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for equalizing received signals in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4251894