Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2006-09-05
2006-09-05
Zweizig, Jeffrey (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
Reexamination Certificate
active
07102397
ABSTRACT:
Certain embodiments for ensuring the assertion order of signals in a chip independent of physical layout may comprise receiving a first signal by a first logic block of a plurality of logic blocks integrated within a chip, where the first signal may initiate a reset of a first function within the first logic block. A second signal may be communicated from within the first logic block to a second function within a second logic block of the plurality of logic blocks, and the second signal may be adapted to initiate the second function. The first signal may be the same as a second signal. The reset of the first function may initialize the first function to a known state before the second function may generate an output that may be received by the first function. The first function may place the chip in a test mode when indicated by the generated output of the second function.
REFERENCES:
patent: 6085342 (2000-07-01), Marholev et al.
patent: 6188256 (2001-02-01), Birns et al.
patent: 6744291 (2004-06-01), Payne et al.
patent: 2003/0038665 (2003-02-01), Naven
Broadcom Corporation
McAndrews Held & Malloy Ltd.
Zweizig Jeffrey
LandOfFree
Method and system for ensuring the assertion order of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for ensuring the assertion order of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for ensuring the assertion order of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3537549