Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Software program
Reexamination Certificate
2005-11-29
2005-11-29
Teska, Kevin J. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Software program
C703S013000, C714S039000
Reexamination Certificate
active
06970816
ABSTRACT:
A method and system for efficiently generating parameterized bus transactions for verification of a design-under-test (DUT) comprises providing a configuration file for the DUT to a generator program. The configuration file defines possible parameter combinations for bus transactions executable by the DUT, and the generator program systematically enumerates all the possible combinations to produce a test case for verifying the DUT. Rules specified within the configuration file can include or exclude selected parameter combinations to tailor the test case to a specific DUT-to-bus interface.
REFERENCES:
patent: 4958347 (1990-09-01), White et al.
patent: 5724504 (1998-03-01), Aharon et al.
patent: 5774358 (1998-06-01), Shrote
patent: 5778194 (1998-07-01), McCombs
patent: 5815688 (1998-09-01), Averill
patent: 5867400 (1999-02-01), El-Ghoroury
patent: 5898705 (1999-04-01), Graef
patent: 5930482 (1999-07-01), Carter et al.
patent: 5938777 (1999-08-01), Carter
patent: 5941971 (1999-08-01), Carter
patent: 5956478 (1999-09-01), Huggins
patent: 5978934 (1999-11-01), Gates
patent: 5996034 (1999-11-01), Carter
patent: 6138112 (2000-10-01), Slutz
patent: 6212667 (2001-04-01), Geer et al.
patent: 6233660 (2001-05-01), Vishlitzky
patent: 6236956 (2001-05-01), Mantooth et al.
patent: 6243835 (2001-06-01), Enokido et al.
patent: 6247084 (2001-06-01), Apostol, Jr. et al.
patent: 6263302 (2001-07-01), Hellestrand et al.
patent: 6321285 (2001-11-01), Sheafor et al.
patent: 6336152 (2002-01-01), Richman et al.
patent: 6378088 (2002-04-01), Mongan
patent: 6571204 (2003-05-01), Meyer
patent: 10340251 (1998-12-01), None
IBM Technical Disclosure Bulletin, vol. 24, No. 7A, Dec. 1981, pp3282-3283 “Dynamic Processor Bus LSSD Simulation Modeling Technique”.
Bryan Paul David
Hofmann Richard Gerard
LaFauci Peter Dean
Lee William Robert
Mitchell Rhonda Gurganious
Connolly Dove Lodge & Hutz
International Business Machines - Corporation
Teska Kevin J.
Thangavelu Kandasamy
LandOfFree
Method and system for efficiently generating parameterized... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for efficiently generating parameterized..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for efficiently generating parameterized... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3500250