Method and system for distributed instruction address translatio

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395375, 395416, 395417, 395450, 395415, 3642564, 3642615, 3642613, 3642631, 3642282, G06F 1210, G06F 938, G06F 1212, G06F 1208

Patent

active

054427665

ABSTRACT:
A method and system for distributed instruction address translation in a multiscalar data processing system having multiple processor units for executing multiple tasks, instructions and data stored within memory at real addresses therein and a fetcher unit for fetching and dispatching instructions to the processor units. A memory management unit (MMU) is established which includes a translation buffer and translation algorithms for implementing page table and address block type translations of every effective address within the data processing system into real addresses within memory. A translation array, which includes a small number of translation objects for translating effective addresses into real addresses, is then established within the fetcher unit. The translation objects are periodically and selectively varied, utilizing the translation capability of the memory management unit (MMU), in response to a failure to translate an effective address into a real address within the fetcher unit. A translation object within the translation array is preferably replaced each time the fetcher unit fails to translate an effective address into a real address by replacing the least recently utilized (LRU) translation object with a newly determined translation object. In the event of a predicted conditional branch instruction, the utilization status (LRU) is temporarily stored and thereafter utilized to restore the translation array to its previous (LRU) state if the predicted conditional branch is resolved as incorrect. In this manner, the least recently utilized (LRU) state of the translation array will not be corrupted by incorrect path predictions.

REFERENCES:
patent: 4680700 (1987-07-01), Hester et al.
patent: 4899275 (1990-02-01), Sachs et al.
patent: 5142634 (1992-08-01), Fite et al.
patent: 5148538 (1992-09-01), Celtruda et al.
patent: 5155825 (1992-10-01), Moughanni et al.
patent: 5155828 (1992-10-01), La Fetra et al.
patent: 5163140 (1992-11-01), Stiles et al.
patent: 5168538 (1992-09-01), Shibuya
patent: 5214765 (1993-05-01), Jenson
patent: 5263140 (1993-11-01), Riordan
patent: 5392410 (1995-02-01), Liu
Teller, Patricia J., "Translation-Lookaside Buffer Consistency"; Computer 23 (1990) Jun., No. 6; pp. 26-36.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system for distributed instruction address translatio does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for distributed instruction address translatio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for distributed instruction address translatio will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2190362

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.