Communications: directive radio wave systems and devices (e.g. – Directive – Utilizing correlation techniques
Patent
1996-05-29
1999-06-29
Issing, Gregory C.
Communications: directive radio wave systems and devices (e.g.,
Directive
Utilizing correlation techniques
342368, G01S 316, H01Q 322
Patent
active
059174471
ABSTRACT:
A digital beam forming system includes an array of computing units (60-76) for weighting incoming signals and a plurality of summing processors (80-84) for generating output signals that represent weighted sums corresponding to rows within the array. The digital beam forming system can be incorporated in either a transmitter or receiver used in a radio frequency communications system.
REFERENCES:
patent: 4163235 (1979-07-01), Schultz
patent: 4212084 (1980-07-01), Poole
patent: 4216475 (1980-08-01), Johnson
patent: 4316192 (1982-02-01), Acoraci
patent: 4626825 (1986-12-01), Burleson et al.
patent: 4728956 (1988-03-01), Wallington
patent: 4752969 (1988-06-01), Rilling
patent: 4827268 (1989-05-01), Rosen
patent: 4882588 (1989-11-01), Renshaw et al.
patent: 4883244 (1989-11-01), Challoner et al.
patent: 4905143 (1990-02-01), Takahashi et al.
patent: 5134417 (1992-07-01), Thompson
patent: 5218359 (1993-06-01), Minamisono
patent: 5274384 (1993-12-01), Hussain et al.
patent: 5369663 (1994-11-01), Bond
patent: 5430451 (1995-07-01), Kawanishi et al.
patent: 5434578 (1995-07-01), Stehlik
patent: 5671168 (1997-09-01), Liu et al.
Method of Null Systems in Phased Array Antenna Systems, B.E. Stuckman et al., Electronic Letters, 19th Jul. 1990, vol. 26, No. 15, pp. 1216-1218.
Fundamentals of Digital Array Processing, Dan E. Dudgeon, Proceedings of the IEEE, vol. 65, No. 6, Jun. 1977, pp. 898-904.
Digital Beamforming Antennas--An Introduction, Hans Steyskal, Microwave Journal, Jan. 1987, pp. 107-124.
A 30-b Integrated Logarithmic Number System Processor, Lawrence K. Yu et al., IEEE Journal of Solid-State Circuits, vol. 26, No. 10, Oct. 1991, pp. 1433-1440.
An Architecture for Addition and Subtraction of Long Word Length Numbers in the Logarithmic Number System, David M. Lewis, IEEE Transactions on Computers, vol. 39, No. 11, Nov. 1990, pp. 1325-1336.
Algorithmic Design for a 30 bit Integrated Logarithmic Processor, David M. Lewis et al., Proceedings on 9th Symposium on Computer Arithmetic, 1989, IEEE Comp. Soc. Press, pp. 192-199.
A Logarithmic Vector Processor for Neural Net Applications, Steve Richfield, IEEE First International Conference on Neural Networks, Jun. 21-24, 1987, pp. 22-28.
Comments on An Architecture for Addition and Subtraction of Long Word Length Numbers in the Logarithmic Number System, M. Arnold et al., IEEE Transactions on Computers, vol. 41, No. 6, 1992, pp. 786-788.
Redundant Logarithmic Arithmetic, Mark G. Arnold et al., IEEE Transactions on Computers, vol. 39, No. 8, Aug. 1990, pp. 1077-1086.
A Multiplier-Less Digital Neural Network, L. Spaanenburg et al., Proceedings of the 2nd International Conference on Microelectronics for Neural Networks, German Section of the Institute of Electrical and Electronics Engineers, Published by Kyrill & Method Verlag, Oct. 16-18, 1991.
Redundant Logarithmic Number Systems, M. G. Arnold et al., Proceedings of 9th Symposium on Computer Arithmetic, 1989, IEEE Comp. Soc. Press, pp. 144-151.
Improved Accuracy for Logarithmic Addition In DSP Applications, Mark G. Arnold et al., ICASSP 88: International Conference of Acoustics, Speech and Signal Processing, Published IEEE, pp. 1714-1717, vol. 3.
Applying Features of IEEE 754 to Sign/Logarithm Arithmetic, Mark G. Arnold et al., IEEE Transactions on Computers, vol. 41, No. 8, Aug. 1992, pp. 1040-1050.
An Accurate LNS Arithmetic Unit Using Interleaved Memory Function Interpolar, David M. Lewis, Proceedings of 11th Symposium on Computer Architecture, 1993, IEEE Comp. Soc. Press, pp. 2-9.
Interleaved Memory Function Interpolars with Application to an Accurate LNS Arithmetic Unit, David M. Lewis, IEEE Transactions on Computers, vol. 43, No. 8, Aug. 1994, pp. 974-982.
A 10-ns Hybrid Number System Data Execution Unit for Digital Signal Processing Systems, Fang-shi Lai, IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, pp. 590-598.
A Hybrid Number System Processor with Geormetric and Complex Arithmetic Capabilities, Fang-shi Lai et al., IEEE Transactions on Computers, vol. 40, No. 8, Aug. 1991, pp. 952-961.
The Efficient Implementation and Analysis of a Hybrid Number System Processor, Fang-shi Lai, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 40, No. 6, Jun. 1993, pp. 382-392.
Ma Stephen Chih-Hung
Pan Shao Wei
Richey James M.
Wang Shay-Ping T.
Issing Gregory C.
LeMoine Dana B.
Motorola Inc.
LandOfFree
Method and system for digital beam forming does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for digital beam forming, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for digital beam forming will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1379266