Method and system for determining statistically based worst-case

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

39550023, 3955004, G06F 1750

Patent

active

060186232

ABSTRACT:
A method and system of determining circuit performance-related characteristics, particularly delay and crosstalk, of interconnects includes defining a number of process variables which exhibit Gaussian distributions with respect to geometrical variances. A table of statistically based worst-case values representative of capacitances and resistances associated with different selections of the process variables is generated. In the preferred embodiment, the statistically based worst-case values are 3-sigma values. Also generated is a table of capacitance derivatives with respect to interconnect geometries. When a particular interconnect layout having selected process parameters is designated, the tables of 3-sigma values and derivatives are accessed to generate a resistance-capacitance (RC) net representative of the interconnect layout. The resistance and capacitance are correlated for each RC net and are partially determined by a randomized selection of values for geometries of the interconnect layout. The randomized selection of geometrical values is within the Gaussian distributions. Three-sigma delay and 3-sigma crosstalk may then be determined for the interconnect layout.

REFERENCES:
patent: 4105958 (1978-08-01), Pierce et al.
patent: 5301118 (1994-04-01), Heck et al.
patent: 5305229 (1994-04-01), Dhar
patent: 5365463 (1994-11-01), Donath et al.
patent: 5379232 (1995-01-01), Komoda
patent: 5610833 (1997-03-01), Chang et al.
patent: 5761080 (1998-06-01), DeCamp et al.
patent: 5828580 (1994-11-01), Ho
Liou "Semiconductor Device Physics and Modeling Part 2: Overview of Models and Their Applications," IEEE Proceedings of Circuits, Systems and Devices, p. 655-660, Dec. 1992.
Lugli "The Monte Carlo Method for Semiconductor Device and Process Modeling," IEEE Transactions on Computer-Aided Design of integrated Circuits and Systems, p. 1164-1176, Nov. 1990.
F.Y. Chang "Generation of 3-Sigma Circuit Models and Its Application to Statistical Worst-Case analysis of integrated Circuit Designs," Conference Record, 1977 11th Asilomar Conference on Circuits, Systems and Computers, p.29-34, Nov. 1977.
Hong and Allen "Performance Driven Analog Layout Compiler," 1990 IEEE International Symposium on Circuits and Systems, p.835-837, May, 1990.
K-J Chang et al. "HIVE: An Express and Accurate Interconnect Capacitance Extractor for Submicron Multilevel Conductor Systems," Proceedings, Eighth International IEEE VLSI Interconnection Conference, p. 359-363, Jun. 1991.
Gao et al. "Modeling and Simulation of Interconncection Delays and Crosstalks in high-Speed Integrated Circuits," IEEE Transactions on Circuits and Systems, vol. 37, No. 1, Jan. 1990.
Hanson et al. "Analysis of the Controllability of a Sub-Micron CMOS Process Using TCAD," 1994 international Symposium on Semiconductor Manufacturing, p. 85-89, Jun. 1994.
Moreira, Julio C. "Torque Ripple Minimization in Switched Reluctance Motors via Bi-Cubic Spline Interpolation," PESC '92 Record, 23rd Annual IEEE Power Electronics Specialists Conference, p. 851-856, Jul. 1992.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system for determining statistically based worst-case does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for determining statistically based worst-case, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for determining statistically based worst-case will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2321997

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.