Data processing: structural design – modeling – simulation – and em – Modeling by mathematical expression
Reexamination Certificate
1999-12-28
2001-12-04
Teska, Kevin J. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Modeling by mathematical expression
C703S014000, C703S015000, C703S018000, C703S019000, C703S020000
Reexamination Certificate
active
06327552
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to computer systems. In particular, the invention relates to circuit design techniques and related computer-aided design (“CAD”) software tools.
BACKGROUND
1. Introduction
While microprocessor speeds have historically doubled with every new processor generation, power consumption of circuit blocks in the microprocessors has gone up by six orders of magnitude during each new processor generation. Even with processor operating voltage reduction and capacitance reduction coming from new manufacturing processes which shrink transistor sizes, chip power consumption is still growing at a rate of three orders of magnitude per processor generation. This growth in power consumption is largely due to an increased use of on chip hardware to improve parallelism and improve microprocessor performance. In addition, to get extra performance on certain critical timing paths, device sizes are being increased to get shorter delays at the circuit level. However, size optimization of all transistor sizes in a given design is very time consuming, and often, the penalty of upsizing transistors to get performance boosts comes at the expense of a much larger increase in circuit power consumption.
To achieve further performance increases in very critical arithmetic and control circuitry, designers are converting a larger portion of the static lower power portion of the chip to more power hungry dynamic (which includes domino) blocks to attain the very aggressive delay specifications dictated by the chip architecture. Therefore, the use of dynamic logic is becoming more prevalent and an increasing part of microprocessor circuit designs. It has been demonstrated that dynamic or domino logic consumes three times more power than static complementary metal-oxide-semiconductor (“CMOS”) designs. However, for some delay range, some domino designs can be made static at the same performance point, and power optimizations can become possible under these circumstances.
Register transfer language (“RTL”) to schematic partitioning has also made the power-delay optimization problem more difficult for designers. Without proper knowledge of power-delay tradeoff points at the micro architecture level, circuit designers are forced to upsize entire blocks to meet circuit performance targets. For some designs, however, certain timing can be reallocated to adjacent blocks, and these blocks can then be concurrently downsized and upsized to further achieve a lower power design at the same original delay specification. Unfortunately, while some aspects of recalculating reallocated power designs and delays between blocks has been automated, existing systems still require the designers to manually reallocate the power designs and delays using alternate implementations of the blocks within the design. As the number of blocks and the number of possible implementations for each block both increase, so does the difficulty of manually redesigning and reallocating the power designs and delays. For example, even in a small circuit with only five blocks and three possible implementations for each block there are over two hundred and forty possible configurations of the circuit that can be created. This is too many possible combinations for a designer to manually create and then efficiently and effectively evaluate the desirability of each combination.
High chip power consumption continues to be a major limiting factor for the introduction of new microprocessor designs to the market and as the demand for faster processor operating frequencies continues to increase, chip power consumption problems have only become worse. As a result, currently used power saving techniques are being nullified by the over whelming trend in power increase.
Therefore, new Computer-Aided Design (“CAD”) tools and methodologies are needed for the next generations of microprocessor designs to optimize for power-delay or area-delay or both and enable higher productivity from designers during the design cycle.
SUMMARY OF THE INVENTION
Embodiments of the present invention provide a method, system and/or computer program product for automatically determining optimal design parameters of a subsystem to meet design constraints. The subsystem comprises a plurality of circuits. The optimal design parameters are determined by performing a parameter-delay curve optimization of the subsystem design parameters.
REFERENCES:
patent: 5500805 (1996-03-01), Lee et al.
patent: 5555201 (1996-09-01), Dangelo et al.
patent: 5612892 (1997-03-01), Almulla
patent: 5619420 (1997-04-01), Breid
patent: 5666228 (1997-09-01), Jones et al.
patent: 5768145 (1998-06-01), Roethig
patent: 5774367 (1998-06-01), Reyes et al.
patent: 5835380 (1998-11-01), Roethig
patent: 5838947 (1998-11-01), Sarin
patent: 5867397 (1999-02-01), Koza et al.
patent: 5880967 (1999-03-01), Jyu et al.
patent: 5889685 (1999-03-01), Ramachandran
patent: 5910898 (1999-06-01), Johannsen
patent: 5917729 (1999-06-01), Naganuma et al.
patent: 5926396 (1999-07-01), Ohara
Bharat, Krishna, et al., “Circuit Design Environment and Layout Planning,”Intel Technology Journal, 1stQuarter 1999.
Chan, Tim, et al., “Challenges of CAD Development for Datapath Design,”Intel Technology Journal, 1stQuarter 1999.
Nagbhushan, Veerapaneni, et al., “Nike's Software Architecture and Infrastructure: Enabling Integrated Solutions for Gigahertz Designs,”Intel Technology Journal, 1stQuarter 1999.
“Computing the Entire Active Area/Power Consumption versus Delay Trade-off Curve for Gate Sizing with a Piecewise Linear Simulator”, Berkelaar et al., 1994 ACM.*
“Timimg and Power Optimization by Gate Sizing Considering False Path”, Chen et al., IEEE 1996.*
“Gate Sizing: a General Purpose Optimization Approach”, Coudert, Synopsys Inc., IEEE 1996.*
“Path Resizing Based on Incremental Technique”, Cremoux et al., IEEE 1998.*
“Optimization of Custom MOS Circuits by Transistor Sizing”, Conn et al., IEEE 1996.*
“ASAP: A Transistor Sizing Tool for Speed, Area and Power Optimization of Static CMOS Circuits”, Dutta et al., IEEE 1994.*
“Gate Sizing in MOS Digital Circuits with Linear Programming ”, Berkelaar et al., IEEE 1990.*
“Interleaving Buffer Insertion and Transistor Sizing into a Single Optimization”, Jiang et al., IEEE 1998.*
“Optimization of Standard Cell Libraries for Low Power, High Speed or Minimal Ara Designs”, Fisher et al., IEEE 1996.*
“Gate Sizing for Constrained Delay/Power/Area Optimization”, Coudert, IEEE 1997.*
“Computing the Entire Active Area/Power Consumption versus Delay Tradeoff Curve for Gate Sizing with a Piecewise Linear Simulator”, Berkelaar et al. IEEE 1996.*
“Real Area Power Delay Trade Off in the EUCLID Logic Synthesis System”, Berkelaar et al. IEEE 1990.
Baez Franklin
Nemani Mahadevamurty
Intel Corporation
Kenyon & Kenyon
Teska Kevin J.
Thomson William
LandOfFree
Method and system for determining optimal delay allocation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for determining optimal delay allocation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for determining optimal delay allocation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2588365