Coded data generation or conversion – Converter calibration or testing
Reexamination Certificate
1999-09-30
2002-06-25
Tokar, Michael (Department: 2819)
Coded data generation or conversion
Converter calibration or testing
C341S118000, C341S143000, C341S144000, C341S155000, C341S172000, C341S122000, C341S141000
Reexamination Certificate
active
06411232
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to signal converters and, in particular, to determining a conversion characteristic of a converter element in a signal converter.
BACKGROUND OF THE INVENTION
As is known in the art, a signal converter such as a sigma-delta modulator converts an analog input signal to a digital output signal. Typically, the sigma-delta modulator includes an input, a primary path, a feedback path, and an output. Along the primary path of the sigma-delta modulator are one or more arithmetic devices, a noise-shaping filter, and a primary analog-to-digital converter. The primary analog-to-digital converter employs a sampling clock having a frequency greater than the bandwidth of the analog input signal, per an oversampling ratio. Along the feedback path of the analog-to-digital converter are one or more feedback digital-to-analog converters.
Improvement in the resolution of the digital output signal of the sigma-delta modulator is significantly limited by the degree of non-linearity in the feedback digital-to-analog converter. Non-linearity in the feedback digital-to-analog converter commonly arises from imperfection in one or more converter elements which comprise the feedback digital-to-analog converter. In addition, changes in environmental conditions can adversely affect accuracy of the digital-to-analog signal conversion by the converter elements.
In one example of a sigma-delta modulator, there is no measurement of actual performance of digital-to-analog signal conversion by the elements of the feedback digital-to-analog converter. This design suffers a shortcoming of not accounting for imperfection and/or mismatch among the converter elements. A further shortcoming of this design is the failure to account for environmental conditions which adversely affect performance of the sigma-delta modulator.
Another example of a sigma-delta modulator employs a technique of noise-shaped dynamic element matching. The technique involves using a different subset of converter elements in the feedback digital-to-analog converter for each digital code to be converted to analog form. Each subset of converter elements is chosen so that most of the noise spectrum generated by the inaccurate elements is outside the band of the analog input signal. One shortcoming of this design is that the achievable linearity is limited by inaccuracy in the original matching of converter elements of the feedback digital-to-analog converter. A further shortcoming is the requirement of a substantial amount of circuitry between the output from the primary analog-to-digital converter and the input to the feedback digital-to-analog converter. The additional circuitry is required to switch among the subsets of converter elements corresponding to each digital code to be convened. The amount of circuitry required increases substantially with the number of elements in the feedback path. The addition of circuitry undesirably causes delay in the feedback path. This additional delay adversely affects the stability of continuous-time sigma-delta modulators and ultimately limits the sampling rate of either continuous- or discrete-time sigma-delta modulators. As yet another shortcoming, the technique is less effective if the oversampling ratio of the primary analog-to-digital converter is less than thirty-two, thereby undesirably introducing a limit on the overall bandwidth of the sigma-delta modulator in view of the cost of providing an increase in the frequency of the sampling clock.
A further example of a sigma-delta modulator temporarily halts the basic conversion of the input signal to the output signal in the sigma-delta modulator to perform a calibration of the converter elements of the feedback digital-to-analog converter. A shortcoming of this design is the requirement of interrupting the basic operation by the sigma-delta modulator of converting the input analog signal to the output digital signal whenever calibration of any converter element of the feedback digital-to-analog converter takes place. Another shortcoming is the failure to correct for environmental changes arising at times between calibrations of the converter elements of the feedback digital-to-analog converter.
Thus, a need exists for determination of a conversion characteristic of a converter element contemporaneous with conversion of an input signal to an output signal converter.
REFERENCES:
patent: 4305050 (1981-12-01), DeFreitas
patent: 4612654 (1986-09-01), DeFreitas
patent: 4897856 (1990-01-01), Cukier et al.
patent: 4943807 (1990-07-01), Early et al.
patent: 4999625 (1991-03-01), Thompson
patent: 5028924 (1991-07-01), Thompson
patent: 5257026 (1993-10-01), Thompson et al.
patent: 5404142 (1995-04-01), Adams et al.
patent: 5561660 (1996-10-01), Kotowski et al.
patent: 5598157 (1997-01-01), Kornblum et al.
patent: 5781137 (1998-07-01), Knudsen
patent: 5781138 (1998-07-01), Knudsen
patent: 5838272 (1998-11-01), Steiner et al
patent: 5838598 (1998-11-01), Hurrell
patent: 6016112 (2000-01-01), Kundsen
patent: 6028544 (2000-02-01), Zarubinsky et al.
patent: 6111529 (2000-08-01), Maulik et al.
patent: 6147631 (2000-11-01), Maulik et al.
A. Abdennadher, et al. (UCLA), “Adaptive self-calibrating delta-sigma modulators,”Electronics Letters,v.28(14), pp. 1288-1289, Jul. 2, 1992.
M. Sarhang-Nejad and G,C, Temes (UCLA), “A True 16-bit 20 kHz multibit &Sgr;&Dgr; ADC with digital corrections,”Proc. CCIC '92, pp. 16.4.1-16.4.4, 1992.
M. Sarhang-Nejad and G,C, Temes (UCLA), “A high-resolution multibit &Sgr;&Dgr; ADC with digital correction and relaxed amplifier requirements.”JSSC,v. 28, n.6, pp. 648-656, Jun. 1993.
S. Kiaei, et al.(UCLA), “Adaptive digital correction for dual quantization &Sgr;-&Dgr; modulators,”Proc. ISCAS '93, pp. 1228-1230, 1993.
T. Catelepe and G.C. Temes (UCLA), “Multibit Oversampled &Sgr;-&Dgr; A/D Converter with Digital Error Correction,”Electronics Letters,v. 24, n. 16, pp. 1051-1052, Aug. 4, 1988.
T. Catelepe, et al. (UCLA), “Digitally corrected multi-bit &Sgr;&Dgr; data converters,”Proc. ISCAS '89, pp. 647-650, 1989.
W. Groeneveld, et al. (Philips), “A self-calibration technique for monolithic high-resolution D/A converters,” JSSC, v.24, n.6, pp. 1517-1522, Dec. 1989.
R.H. Walden, et al. (UCLA), “Architectures for high-order multbit &Sgr;&Dgr; modulators,”Proc. ISCAS '90, pp. 895-898, 1990.
J.W. Fattruso, et al. (TI), “Self-calibration techniques for a second-order multibit sigma-delta modulator,”JSSC,v.28, n.12, pp. 1216-1223, Dec. 1993.
C.D. Thompson and S.R. Bernadas (Crystal), “A digitally-corrected 20b delta-sigma modulator,”Proc. ISSCC '94, pp. 194-195, 1994.
R.T. Baird and T.S. Fiez (WSU), “A low oversampling ration 14-b 500-kHz &Sgr;&Dgr; ADC with a self-calibrated multi-bit DAC.”JSSC,v.31, N.3, Mar. 1996.
G. Cauwenberghs and G.C. Temes (UCLA), “Adaptive calibration of multiple quantization oversampled A.D converters.”Proc. ISCAS'&tgr;, pp. 512-515, 1996.
A. Wiesbuer and G.C. Temes (Oregon State), “On-line digital compensation of analog circuit imperfections for cascaded SD modulators,”Proc. 1996 IEE-CAS Region 8 Workshop on Analog and Mixed IC Design, pp. 92-97, 1996.
K.Y. Leung, et al. (Crystal), “A 5V, 118dB &Sgr;&Dgr; analog-to-digital converter for wideband digital audio,”Proc. ISSCC '&Ugr;, pp. 218-219, 1997.
Miller Matthew R.
Petrie Craig
Rinderknecht John
Juffernbruch Daniel W.
Moi Lam T.
Motorola Inc.
Tokar Michael
LandOfFree
Method and system for determining an element conversion... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for determining an element conversion..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for determining an element conversion... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2924663