Pulse or digital communications – Cable systems and components
Reexamination Certificate
2006-10-17
2006-10-17
Bocure, Tesfaldet (Department: 2611)
Pulse or digital communications
Cable systems and components
C375S285000, C375S371000
Reexamination Certificate
active
07123660
ABSTRACT:
In one embodiment, a system for deskewing signals on parallel bus channels includes several parallel channels that carry several data input signals and a pair of complementary voltage and timing reference (VTR) signals. The system also includes several receivers, with each receiver coupled to receive a data input signal and the pair of complementary VTR signals. The output of each receiver is based in part on a comparison of the received data input signal with the pair of complementary VTR signals. In one embodiment, a pair of VTR signals is selected from several pairs of VTR signals to widen the skew band on each channel. In one embodiment, each channel is skewed using a programmable delay circuit having a delay value based on the alignment of a data input signal relative to a pair of complementary VTR signals.
REFERENCES:
patent: 3737788 (1973-06-01), Lenz
patent: 4247817 (1981-01-01), Heller
patent: 4663769 (1987-05-01), Krinock
patent: 4675558 (1987-06-01), Serrone et al.
patent: 4713827 (1987-12-01), Lauffer et al.
patent: 4745365 (1988-05-01), Ugenti
patent: 4782481 (1988-11-01), Eaton
patent: 4792845 (1988-12-01), Judge
patent: 4942365 (1990-07-01), Satterwhite
patent: 5023488 (1991-06-01), Gunning
patent: 5105107 (1992-04-01), Wilcox
patent: 5142556 (1992-08-01), Ito
patent: 5243703 (1993-09-01), Farmwald et al.
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5263049 (1993-11-01), Wincn
patent: 5319755 (1994-06-01), Farmwald et al.
patent: 5327121 (1994-07-01), Antles, II
patent: 5355391 (1994-10-01), Horowitz et al.
patent: 5363332 (1994-11-01), Murabayashi et al.
patent: 5378946 (1995-01-01), Reime
patent: 5408129 (1995-04-01), Farmwald et al.
patent: 5432823 (1995-07-01), Gasbarro et al.
patent: 5463211 (1995-10-01), Arends et al.
patent: 5473575 (1995-12-01), Farmwald et al.
patent: 5473635 (1995-12-01), Chevroulet
patent: 5473757 (1995-12-01), Sexton
patent: 5483110 (1996-01-01), Koide et al.
patent: 5498985 (1996-03-01), Parle et al.
patent: 5512853 (1996-04-01), Ueno et al.
patent: 5513327 (1996-04-01), Farmwald et al.
patent: 5513377 (1996-04-01), Capowski et al.
patent: 5550496 (1996-08-01), Desroches
patent: 5579492 (1996-11-01), Gay
patent: 5590369 (1996-12-01), Burgess et al.
patent: 5606717 (1997-02-01), Farmwald et al.
patent: 5646642 (1997-07-01), Maekawa et al.
patent: 5666354 (1997-09-01), Cecchi et al.
patent: 5706484 (1998-01-01), Mozdzen et al.
patent: 5706485 (1998-01-01), Barkatullah et al.
patent: 5715405 (1998-02-01), McClear et al.
patent: 5774354 (1998-06-01), Ohta
patent: 5796962 (1998-08-01), Fant et al.
patent: 5812875 (1998-09-01), Eneboe
patent: 5815734 (1998-09-01), Lee et al.
patent: 5878234 (1999-03-01), Dutkiewicz et al.
patent: 5925118 (1999-07-01), Revilla et al.
patent: 5928343 (1999-07-01), Farmwald et al.
patent: 5963070 (1999-10-01), Faulkner et al.
patent: 6122331 (2000-09-01), Dumas
patent: 6151648 (2000-11-01), Haq
patent: 6160423 (2000-12-01), Haq
patent: 6327205 (2001-12-01), Haq
patent: 6430606 (2002-08-01), Haq
patent: 2002/0152340 (2002-10-01), Dreps et al.
patent: 2005/0212564 (2005-09-01), Gabillard et al.
patent: WO 92/17938 (1992-10-01), None
“IEEE Standard for Low-Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI)”, IEEE Std. 1596.3-1996, Mar. 21, 1996, XP-002106653, Introduction, Contents and pp. 1-30.
4M×18 SLDRAM Preliminary Data Sheet Sep. 1997 from SLDRAM Consortium.
1M×16Bit×4 Banks DDR SDRAM (Rev. 0.5 Jun. 1997) from Samsung.
Kim, et al. “A 640MB/s Bi-Directional Data Strobed, Double-Data-Rate SDRAM with a 40mW DLL Circuit for a 256MB Memory System”, ISSCC98 Digest, pp. 158-159, Feb. 6, 1998.
Morooka, et al. “Source Synchronization and Timing Vernier Techniques for 1.2GB/s SLDRAM Interface”, ISSCC98 Digest, pp. 160-161, Feb. 6, 1998.
Lau, et al. “A 2.6 GB/s Multi-Purpose Chip-to-Chip Interface”, ISSCC98 Digest, pp. 162-163, Feb. 6, 1998.
LVDS I/O (Scalable Coherenet Interface Documents) IEEE P1596.3 working-group activity for high-speed signal link interface, 3 pages.
Hyper-LVDS I/O Cell (LSI Logic Product Briefs), 2 pages.
Crisp, Richard, “Direct Rambus Technology: The New Main Memory Standard”, Nov./Dec. 1997.
Direct RDRAM 64/72-Mbit (256K×16/18×16d), “Advance Information” of 64M/72M Direct RDRAM Data Sheet, dated Oct. 2, 1997.
Tamura, et al. “PRD-Based Global-Mean-Time Signaling for High-Speed Chip-to-Chip Communications”, ISSCC98 Digest, pp. 164-165 & pp. 430-432; Feb. 6, 1998.
Griffin, et al. “A process Independent 800MB/s DRAM Bytewide Interface Featuring Command Interleaving and Concurrent Memory Operation”, ISSCC98 Digest, pp. 156-157, Feb. 6, 1998.
RamLink, LVDS I/O (Scablable Coherent Interface Documents) IEEE P1596.4 working-group activity for high-speed signal link interface, 3 pages.
XILINX® Application Note: “Using the Virtex SelectIO”, XAPP 133 Oct. 21, 1998 (Version 1.11), 12 pages.
Rambus®, Rambus® Technology Overview, including Introduction and The Rambus Solution, Copyright Feb. 1999, last modified: Feb. 12, 1999, 5 pages.
Haq, Ejaz, et al.; “Jazio Signal-Switching Technology—A Low-Cost Digital I/O for High-Speed Applications”; IEEE Micro; Jan.-Feb. 2001; pp. 72-81.
“Jazio Enhancements To Achieve Very High Data Rates Per Pin For Parallel Interfaces”; Jazio High Speed Digital I/O Signal Switching Technology; Jun. 20, 2001; 14 pages.
Haq Ejaz Ul
Slager James R.
Bocure Tesfaldet
Brown Raysman, et al
Jazio, Inc.
LandOfFree
Method and system for deskewing parallel bus channels to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for deskewing parallel bus channels to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for deskewing parallel bus channels to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3645733