Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
2005-10-18
2008-11-04
Tsai, Henry W. H. (Department: 2184)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
C712S039000, C712S229000
Reexamination Certificate
active
07447874
ABSTRACT:
Method and system for performing hardware tasks using a hardware state machine and a processor is provided. The method includes, setting a breakpoint for a state machine state; running the processor in a parallel mode with the state machine; passing control to the processor after a breakpoint condition is encountered; performing a task, wherein the processor performs the task which was meant to be performed by the state machine; and transferring control back to the state machine after the processor performs the task. The system includes an Application Specific Integrated Circuit (ASIC) with the state machine, and the processor.
REFERENCES:
patent: 5893066 (1999-04-01), Hong
patent: 6003129 (1999-12-01), Song et al.
patent: 6199031 (2001-03-01), Challier et al.
patent: 6331856 (2001-12-01), Van Hook et al.
patent: 6826717 (2004-11-01), Draper et al.
patent: 7047462 (2006-05-01), Brown et al.
patent: 7058855 (2006-06-01), Rohfleisch et al.
patent: 7065633 (2006-06-01), Yates et al.
patent: 7072818 (2006-07-01), Beardslee et al.
patent: 7174194 (2007-02-01), Chauvel et al.
patent: 2003/0120970 (2003-06-01), Chen
patent: 2003/0154430 (2003-08-01), Allen et al.
patent: 2004/0015341 (2004-01-01), Ferris
patent: 2005/0172105 (2005-08-01), Doering et al.
Synthesis and Optimization of Digital Circuits, by Giovanni DeMicheli, McGraw Hill, 1994, p. 22.
Vahid et al. Embedded System Design, Wiley, 2002, p. 276.
Klemin Bruce A.
Thompson Michael I.
Klein O'Neill & Singh, LLP
Murray Scott Loras
QLOGIC Corporation
Singh Tejinder
Tsai Henry W. H.
LandOfFree
Method and system for designing a flexible hardware state... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for designing a flexible hardware state..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for designing a flexible hardware state... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4044339