Electrical computers and digital processing systems: multicomput – Computer-to-computer data modifying
Reexamination Certificate
2007-01-02
2007-01-02
Follansbee, John (Department: 2154)
Electrical computers and digital processing systems: multicomput
Computer-to-computer data modifying
C345S418000, C345S419000
Reexamination Certificate
active
09796577
ABSTRACT:
An API is provided that enables programmability of a 3D chip, wherein programming or algorithmic elements written by the developer can be downloaded to the chip, thereby programming the chip to perform those algorithms. A developer writes a routine that is downloadable to a 3D graphics chip. There are also a set of algorithmic elements that are provided in connection with the API that have already been programmed for the developer, that are downloadable to the programmable chip for improved performance. Thus, a developer may download preexisting API objects to a 3D graphics chip. A developer adheres to a specific format for packing up an algorithmic element, or set of instructions, for implementation by a 3D graphics chip. The developer packs the instruction set into an array of numbers, by referring to a list of ‘tokens’ understood by the 3D graphics chip. This array of numbers in turn is mapped correctly to the 3D graphics chip for implementation of the algorithmic element by the 3D graphics chip.
REFERENCES:
patent: 4805098 (1989-02-01), Mills, Jr. et al.
patent: 4953073 (1990-08-01), Moussouris et al.
patent: 4959779 (1990-09-01), Weber et al.
patent: 5027270 (1991-06-01), Riordan et al.
patent: 5269021 (1993-12-01), Denio et al.
patent: 5398328 (1995-03-01), Weber et al.
patent: 5590294 (1996-12-01), Mirapuri et al.
patent: 5673377 (1997-09-01), Berkaloff
patent: 5721928 (1998-02-01), Umehara et al.
patent: 5801717 (1998-09-01), Engstrom et al.
patent: 5812136 (1998-09-01), Keondjian
patent: 5822570 (1998-10-01), Lacey
patent: 5844569 (1998-12-01), Eisler et al.
patent: 5850232 (1998-12-01), Engstrom et al.
patent: 5864703 (1999-01-01), van Hook et al.
patent: 5880736 (1999-03-01), Peercy et al.
patent: 5949424 (1999-09-01), Cabral et al.
patent: 5964843 (1999-10-01), Eisler et al.
patent: 6008816 (1999-12-01), Eisler et al.
patent: 6359630 (2002-03-01), Morse et al.
patent: 6489963 (2002-12-01), Parikh et al.
patent: 6515671 (2003-02-01), Lindholm et al.
patent: 6765571 (2004-07-01), Sowizral et al.
patent: 2004/0201590 (2004-10-01), Wu et al.
Abrash, M., “Inside Xbox Graphics,”Dr. Dobb's J.,Aug. 2000, 21-22, 24-26.
Antinori, F. et al., “Experience with a 30 cm2silicon pixel plane in CERN experiment WA97,”Nucl. Instr. Meth. Phys. Res. A.,1995, 360, 91-97.
Bachstein, W. et al., “Single-Chip erledigt Multimedia,”Elektronik,1996, 17, 58-62.
Bajaj, C. et al., “Making 3D Textures Practical,”IEEE: Proceedings-Seventh Pacific Conference on Computer Graphics and Applications,Oct. 5-7, 1999, 259-269.
Bakalash, R. et al., “A Barrel Shift Microsystem for Parallel Processing,” in MICRO 23 Microprogramming and Microarchitecture,IEEE: Proceedings of the 23rdAnnual Workshop and Symposium,Orlando Florida, Nov. 27-29, 1990, 223-229.
Bankston, J. et al., “Pipeline Processing with Modula-2,”J. Pascal, Ada,&Modula-2,1986, 5(5), 46-51.
Biernat, M.J. et al., “Approximate Shadow Generation,”IEEE Montech Conferences,Nov. 9-12, 1987, 97-101.
Brechbühler, Ch. et al., “Parametrization of Closed Surfaces for 3-D Shape Description,”Comp. Vision Image Understanding,Mar. 1995, 61(2), 154-170.
Chen, Li, “Generalization Discrete Object Tracking Algorithms and Implementation,” inVision Geometry VI, Proceedings of SPIE,Melter, R.A. et al. (eds.), Jul. 28-29, 1997, 3168, 184-195.
Chiarulli, D.M. et al., “Draft: A Dynamically Reconfigurable Processor for Integer Arithmetic,”IEEE: Proceedings-7thSymposium on Computer Arithmetic,University of Illinois, Hwang, K. (ed.), Jun. 4-6, 1985, 309-317.
Cox, M. et al., “Multi-Level Texture Caching for 3D Graphics Hardware,”IEEE: Proceedings-The 25thAnnual International Symposium on Computer Architecture,Barcelona, Spain, Jun. 27-Jul. 1, 1998, 86-97.
Dietz, P.H. et al., “Simple Networks for Pixel Plane Median Filtering,”IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing,Dec. 1993, 40(12), 799-801.
Grimes, J. et al., “A New Processor with 3-D Graphics Capabilities,”NCGA '89 Conference Proceedings: 10thAnnual Conference and Exposition Dedicated to Computer Graphics,Philadelphia, Pennsylvania, Apr. 17-20, 1989, vol. 1, 275-284.
Grimes, J. et al., “The Intel i860 64-Bit Processor: A General-Purpose CPU with 3D Graphics Capabilities,”IEEE Computer Graphics and Applications,Jul. 1989, 85-94.
Gomes, J. et al., “Graphical Objects,”The Visual Computer,1996, 12, 269-282.
Gordon, R.L., Ph.D. et al., “Window Management, Graphics, and Operating Systems,”Operating Systems Review,Jul. 1987, 21(3), 5-8.
Goris, A. et al., “A Configurable Pixel Cache for Fast Image Generation,”IEEE Computer Graphics and Applications,Mar. 1987, 24-32.
Haig, T., “How to program in machine language,”Electronics,Aug. 1982, 94-96, 98, 100-103.
Harrison, J.P. et al., “The Role of Microcomputers in Interactive Graphical Planning,”Engin. Software for Microcomputers, Proc.,Apr. 1984, 631-641.
Ho, C-H et al., “Efficient Point-Based Rendering Techniques for Haptic Display of Virtual Objects,”Presence,Oct. 1999, 8(5), 477-491.
Hoffman, C. et al., “Automatic Surface Generation in Computer Aided Design,” supported by the National Science Foundation, Department of Computer Science, Cornell University, Ithaca, New York, Jan. 1985, 1-22.
Hummel, R., “Render Benders: 26 Graphics Cards for Fast 3-D,”Byte,Mar. 1998, 112-119.
James, M., “3-D graphics to become accessible to all,”Scientific Computing World,Feb. 1997, 41 and 43.
Johnson, S.P., “Direct3D Revealed: Microsoft's 3-D API provides device-independent access to acceleration hardware. Here's how it works,”Core Technologies,http://byte.com/art/9612/sec5/art4.htm, Dec. 1996, 5 pages.
Jones, M. et al., “High-Performance Graphics Via Silicon Compilation,”VLSI Systems Design,Mar. 1987, 32, 33, 36 and 38.
Kaya, E.M., “New Trends in Graphic Display System Architecture,” inFrontiers in Computer Graphics, Proceedings of Computer Graphics,Tokyo '84, Kunii, T.L. (ed.), 1985, 310-320.
Kumar, S. et al., “Efficient rendering of trimmed NURBS surfaces,”Computer-Aided Disign,Jul. 1995, 27(7), 509-521.
Labsik, U. et al., “Progressive transmission of subdivision surfaces,”Computational Geometry,2000, 15, 25-39.
Lachaud, J-O. et al., “Continuous Analogs of Digital Boundaries: A Topological Approach to Iso-Surfaces,”Graphical Models,2000, 62, 129-164.
Lapidous, E. et al., “Optimal Depth Buffer for Low-Cost Graphics Hardware,” Trident Microsystems, Inc., 1999, 67-73.
Lastra, A. et al., “Real-Time Programmable Shading,”Proceedings: 1995 Symposium on Interative 3D Graphics,Monterey, California, Apr. 9-12, 1995, 59-66.
Lee, J-A. et al., “SPARP: a single pass antialiased rasterization processor,”Comput.&Graphics,2000, 24, 233-243.
Lichten, L., “A Solution to Surface Connectivity Problems in Computer-Aided Design,”Computer Graphics,Mar. 1981, 14(4), 168-199.
McManus, D. et al., “Optimal Static 2-Dimensional Screen Subdivision for Parallel Rasterization Architectures,”Comput.&Graphics,1997, 21(2), 159-169.
Mabin, F.H. et al., “A Parallel Algorithm to Reconstruct Bounding Surfaces in 3D Images,”J. Supercomputing,1998, 12, 137-155.
Meyers, D. et al., “Surfaces from Contours,”ACM Transactions on Graphics,Jul. 1992, 11(3), 228-258.
Micikevicius, P. et al., “Teaching a Computer Graphics Class Using DirectX,”J. Comput. in Small Colleges; Proceedings of the Ninth Annual CCSC South Central Conference,(Jackson, Mississippi, Apr. 17-18), Meinke, J.G. (ed.), Mar. 1998, 13(4), 61-66.
Nishimura, H. et al., “A Multicomputer System Links: Its Architecture and Graphics Applications,”IECON '84: International Conference on In
Boyd Charles N.
Toelle Michael A.
Follansbee John
Microsoft Corporation
Patel Ashok
Woodcock & Washburn LLP
LandOfFree
Method and system for defining and controlling algorithmic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for defining and controlling algorithmic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for defining and controlling algorithmic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3742803