Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2006-07-04
2006-07-04
Teska, Kevin J. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S016000, C716S030000
Reexamination Certificate
active
07072818
ABSTRACT:
Techniques and systems for debugging an electronic system having instrumentation circuitry included therein are disclosed. The techniques and systems facilitate analysis, diagnosis and debugging fabricated hardware designs at a Hardware Description Language (HDL) level. Although the hardware designs (which were designed in HDL) have been fabricated in integrated circuit products with limited input/output pins, the invention enables the hardware designs within the integrated circuit products to be comprehensively analyzed, diagnosed, and debugged at the HDL level at speed. The ability to debug hardware designs at the HDL level facilitates correction or adjustment of the HDL description of the hardware designs.
REFERENCES:
patent: 4306286 (1981-12-01), Cocke et al.
patent: 4590581 (1986-05-01), Widdoes, Jr.
patent: 4635218 (1987-01-01), Widdoes, Jr.
patent: 4675646 (1987-06-01), Lauer
patent: 4845712 (1989-07-01), Sanner et al.
patent: 4901259 (1990-02-01), Watkins
patent: 4937770 (1990-06-01), Samuels et al.
patent: 4937827 (1990-06-01), Beck et al.
patent: 5036473 (1991-07-01), Butts et al.
patent: 5146460 (1992-09-01), Ackerman et al.
patent: 5281864 (1994-01-01), Hahn et al.
patent: 5321828 (1994-06-01), Phillips et al.
patent: 5329470 (1994-07-01), Sample et al.
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5369593 (1994-11-01), Papamarcos et al.
patent: 5412260 (1995-05-01), Tsui et al.
patent: 5425036 (1995-06-01), Liu et al.
patent: 5537580 (1996-07-01), Giomi et al.
patent: 5546562 (1996-08-01), Patel
patent: 5560009 (1996-09-01), Lenkov et al.
patent: 5568437 (1996-10-01), Jamal
patent: 5572712 (1996-11-01), Jamal
patent: 5574388 (1996-11-01), Barbier et al.
patent: 5581742 (1996-12-01), Lin et al.
patent: 5596587 (1997-01-01), Douglas et al.
patent: 5640542 (1997-06-01), Whitsel et al.
patent: 5644515 (1997-07-01), Sample et al.
patent: 5661662 (1997-08-01), Butts et al.
patent: 5663900 (1997-09-01), Bhandari et al.
patent: 5717699 (1998-02-01), Haag et al.
patent: 5748875 (1998-05-01), Tzori
patent: 5751735 (1998-05-01), Tobin et al.
patent: 5754827 (1998-05-01), Barbier et al.
patent: 5757819 (1998-05-01), Segars
patent: 5777489 (1998-07-01), Barbier et al.
patent: 5790832 (1998-08-01), Barbier et al.
patent: 5801956 (1998-09-01), Kawamura et al.
patent: 5805859 (1998-09-01), Giramma et al.
patent: 5812414 (1998-09-01), Butts et al.
patent: 5812562 (1998-09-01), Baeg
patent: 5822564 (1998-10-01), Chilton et al.
patent: 5831868 (1998-11-01), Beausang et al.
patent: 5859993 (1999-01-01), Snyder
patent: 5870410 (1999-02-01), Norman et al.
patent: 5905883 (1999-05-01), Kasuya
patent: 5907697 (1999-05-01), Barbier et al.
patent: 5937190 (1999-08-01), Gregory et al.
patent: 5943490 (1999-08-01), Sample
patent: 5960191 (1999-09-01), Sample et al.
patent: 5963735 (1999-10-01), Sample et al.
patent: 5991523 (1999-11-01), Williams et al.
patent: 5999725 (1999-12-01), Barbier et al.
patent: 6006022 (1999-12-01), Rhim et al.
patent: 6009256 (1999-12-01), Tseng et al.
patent: 6014334 (2000-01-01), Patel et al.
patent: 6021447 (2000-02-01), Szeto et al.
patent: 6026230 (2000-02-01), Lin et al.
patent: 6041176 (2000-03-01), Shiell
patent: 6057706 (2000-05-01), Barbier et al.
patent: 6107821 (2000-08-01), Kelem et al.
patent: 6132109 (2000-10-01), Gregory et al.
patent: 6157210 (2000-12-01), Zaveri et al.
patent: 6182247 (2001-01-01), Herrmann et al.
patent: 6182268 (2001-01-01), McElvain
patent: 6188975 (2001-02-01), Gay
patent: 6195629 (2001-02-01), Bargh et al.
patent: 6212650 (2001-04-01), Guccione
patent: 6240376 (2001-05-01), Raynaud et al.
patent: 6247147 (2001-06-01), Beenstra et al.
patent: 6272451 (2001-08-01), Mason et al.
patent: 6286114 (2001-09-01), Veenstra et al.
patent: 6311317 (2001-10-01), Khoche et al.
patent: 6336087 (2002-01-01), Burgun et al.
patent: 6353906 (2002-03-01), Smith et al.
patent: 6389586 (2002-05-01), McElvain
patent: 6438735 (2002-08-01), McElvain et al.
patent: 6449762 (2002-09-01), McElvain
patent: 6470478 (2002-10-01), Bargh et al.
patent: 6551844 (2003-04-01), Eldridge et al.
patent: 6587995 (2003-07-01), Duboc et al.
patent: 6618854 (2003-09-01), Mann
patent: 6625787 (2003-09-01), Baxter et al.
patent: 6779145 (2004-08-01), Edwards et al.
patent: 6785854 (2004-08-01), Jaramillo et al.
patent: 6789217 (2004-09-01), Slaugh et al.
patent: 6791352 (2004-09-01), Verdoorn et al.
patent: 6795963 (2004-09-01), Andersen et al.
patent: 6799128 (2004-09-01), Duff et al.
patent: 6822474 (2004-11-01), Chaudhari
patent: 6823224 (2004-11-01), Wood et al.
patent: 6826717 (2004-11-01), Draper et al.
patent: 6839654 (2005-01-01), Röllig et al.
patent: 6839874 (2005-01-01), Fang
patent: 6859892 (2005-02-01), Bolding et al.
patent: 6868376 (2005-03-01), Swoboda
patent: 6894530 (2005-05-01), Davidson et al.
patent: 6895365 (2005-05-01), Voorhees et al.
patent: 6895372 (2005-05-01), Knebel et al.
patent: 6904577 (2005-06-01), Schubert et al.
patent: 2004/0111252 (2004-06-01), Burgun et al.
patent: 2004/0181385 (2004-09-01), Milne et al.
patent: WO 00/043884 (2000-07-01), None
patent: WO 01/063434 (2001-08-01), None
patent: WO 01/171876 (2001-09-01), None
Bulet Dervisoglu, “Design for Testability: It is time to deliver it for Time-to-Market,” Proceedings of the International Test Conference, 1999.
Keshava Iyengar Satish, “Tutorial on Design For Testability (DFT): An ASIC Design Philosophy for testability from Chips to Systems,” Sixth Annual IEEE International ASIC Conference and Exhibit, 1993.
Jan Liband, “Techniques for Real-Time Debugging,” Embedded Systems Programming, vol. 8, No. 4, Apr. 1995.
Dr. Vinod Agarwal, “Embedded IC Test: A New Plateau for DFT,” Evaluation Engineering, vol. 38, No. 9, Sep. 1999.
Stephen O'Reilly, “Debugging Drivers with Emulators and Logic Analyzers,” Embedded Systems Programming, vol. 11, No. 2, Feb. 1998.
Jack G. Ganssle, “Debuggers for Modern Embedded Systems,” Embedded Systems Programming, Nov. 1998.
Brent Miller, “Scan Conversion of ASICs,” Circuit Design, vol. 7, No. 2, Feb. 1990.
Jerry Bauer et al., “A Reconfigurable Logic Machine for Fast Event-Driven Simulation,” Design Automation Conference Proceedings (DAC), Jun. 1998, pp. 668-671.
Synopsys, Inc., “BSD Compiler” datasheet, www.synopsys.com/products/test/bsd_ds.html.
Synopsys, Inc., “DFT Compiler” Next Generation 1-Pass Test Synthesis Technology Backgrounder, Apr. 2000.
Cynthia Cousineau et al., “Design of a JTAG Based Run Time Reconfigurable System,” 7thIEEE Symposium on Field Programmable Custom Computing Machines, 1999.
John Andrews, “An Embedded JTAG, System Test Architecture,” Proceedings of ELECTRO, 1994.
Shen XuBang et al., “Design and Implementation of a JTAG Boundary-Scan Interface Controller,” Proceedings of the 2ndIEEE Asian Test Symposium, 1993.
“JTAG for system emulation,” Electronic Engineering, vol. 65, No. 794, Feb. 1993.
R.P. van Riessen et al., “Design and Implementation of a Hierarchical Testable Architecture using the Boundary Scan Standard,” 1stEuropean Test Conference, IEEE, 1989.
Ing-Jer Huang et al., “ICEBERG: An Embedded In-circuit Emulator Synthesizer for Microcontrollers,” Proceedings of the 36thDesign Automation Conference (DAC), 1999.
Ross Bannatyne, “Debugging Aids for Systems-on-a-Chip,” Proceedings of North Con, 1998.
Robert J. Hasslen et al., “A Validation Strategy for Embedded Core ASICS,” Proceedings of the Third Annual IEEE ASIC Seminar and Exhibit, Sep. 1990.
Max Baron et al., “A Real-Time Performance Analyzer,” VLSI Systems Design, May 4, 1987.
Indradeep Ghosh, “A BIST Scheme for RTL Circuits Based on Symbolic Testability Analysis,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, No. 1, Jan. 2000.
Indradeep Ghosh, “A Design-for-Testability Technique for Register-Transfer Level Circuits Using Control/Dat
Beardslee John Mark
Perry Douglas L.
Schubert Nils Endric
Blakely , Sokoloff, Taylor & Zafman LLP
Synplicity, Inc.
Teska Kevin J.
Thangavelu Kandasamy
LandOfFree
Method and system for debugging an electronic system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for debugging an electronic system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for debugging an electronic system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3590270