Boots – shoes – and leggings
Patent
1994-06-02
1996-11-05
Trans, Vincent N.
Boots, shoes, and leggings
364488, G06F 1750
Patent
active
055724361
ABSTRACT:
A methodology for generating structural descriptions of complex digital devices from high-level descriptions and specifications using a systematic technique to map and enforce consistency of the semantics imbedded in the intent of the original, high-level descriptions. The design activity is essentially a series of transformations operating upon various levels of design representations. At each level, the intended meaning (semantics) and formal software manipulations are captured to derive a more detailed level describing hardware meeting the design goals. Important features of the methodology are: capturing the users concepts, intent, specification, descriptions, constraints and trade-offs; architectural partitioning; what-if analysis at a high level; sizing estimation; timing estimation; architectural trade-off; conceptual design with implementation estimation; and timing closure. The methodology includes using estimators, based on data gathered over a number of realized designs, for partitioning and evaluating a design prior to logic synthesis. From the structural description, a physical implementation of the device is readily realized. Techniques are provided for estimating ancillary parameters of the device (such as device cost, production speed, production lead time, etc.), at early, high level stages of the design process (e.g., at the system, behavioral, and register transfer level stages). The techniques can be applied to optimize the design characteristics other than measurable physical characteristics, such as those deriving from project time and cost constraints.
REFERENCES:
patent: T940008 (1975-11-01), Oden
patent: T940020 (1975-11-01), Brechling et al.
patent: 4353117 (1982-10-01), Spellmann
patent: 4587625 (1986-05-01), Marino, Jr. et al.
patent: 4635208 (1987-01-01), Coleby et al.
patent: 4675832 (1987-06-01), Robinson et al.
patent: 4697241 (1987-09-01), Lavi
patent: 4703435 (1987-10-01), Darringer et al.
patent: 4789944 (1988-12-01), Wada et al.
patent: 4805113 (1989-02-01), Ishii et al.
patent: 4813013 (1989-03-01), Dunn
patent: 4827427 (1989-05-01), Hyduke
patent: 4831543 (1989-05-01), Mastellone
patent: 4833619 (1989-05-01), Shimizu et al.
patent: 4890238 (1989-12-01), Klein et al.
patent: 4908772 (1990-03-01), Chi
patent: 4918614 (1990-04-01), Modarres et al.
patent: 4922432 (1990-05-01), Kobayashi et al.
patent: 4965741 (1990-10-01), Winchell et al.
patent: 4967367 (1990-10-01), Plednoir
patent: 4970664 (1990-11-01), Kaiser et al.
patent: 5005136 (1991-04-01), Van Barkel et al.
patent: 5034899 (1991-07-01), Schult
patent: 5084824 (1992-01-01), Lam et al.
patent: 5111413 (1992-05-01), Lazansky et al.
patent: 5164908 (1992-11-01), Igarashi
patent: 5164911 (1992-11-01), Juran et al.
patent: 5220512 (1993-06-01), Watkins et al.
patent: 5222030 (1993-06-01), Dangelo et al.
"Partitioning a Design in Structural Synthesis", by Camposano et al., IBM Watson Research Center, IEEE, 1987, pp. 564-566.
"The System Architect's Workbench", by Thomas et al., 1988, DAC Draft Submission, Nov. 1987.
"Formal Verification of Digital Circuits Using Hybrid Simulation", by Srinlvas et al., IEEE Circuits and Devices Magazine, Jan. 1988, pp. 19-26.
"Formal Verification of the Sobel Image Processing Chip", by Narendran et al., 25th ACM/IEEE Design Automation Confrence, 1988, pp. 211-217.
"Switch-Level Delay Models for Digital MOS VLSI", by Ousterhout, IEEE 21st Design Automation Conference, 1984, pp. 542-548.
"Automatic Generation of Digital System Schematic Diagrams", by Arya et al., 22nd Design Automation Conference, IEEE, 1985, pp. 388-395.
"Using Bottom-Up Design Techniques in the Synthesis of Digital Hardware from Abstract Behavorial Descriptions", by McFarland, 23rd Design Automation Conference, IEEE, 1986, pp. 474-480.
"Computer-Aided Partitioning of Behavorial Hardware Descriptions", by McFarland, 20th Design Automation Conference, IEEE, 1983, pp. 472-478.
"Definite Clause Translation Grammars", by Abramson, University of British Columbia, IEEE, 1984, pp. 233-240.
"VERIFY: A Program for Proving Correctness of Digital Hardware Designs", by Barrow, Artificial Intelligence 24, 1984, pp. 437-483.
"Methods Used in an Automatic Logic Design Generator (ALERT)", by Friedman et al., IEEE Transactions On Computers, vol. C18, No. 7, Jul. 1969, pp. 593-614.
"An Efficient Heuristic Procedure for Partitioning Graphs", by Kernighan et al., The Bell System Technical Journal, Feb. 1970, pp. 291-306.
"Quality of Designs from an Automatic Logic Generator (ALERT)", by Friedman et al., IEEE Design Automation Conference, 1970, pp. 71-80.
Dangelo Carlos
Nagasamy Vijay
Ponukumati Vijayanand
LSI Logic Corporation
Trans Vincent N.
LandOfFree
Method and system for creating and validating low level descript does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for creating and validating low level descript, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for creating and validating low level descript will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2020006