Method and system for concurrent access in a data cache array ut

Details Method and system for concurrent access in a data cache array ut Method and system for concurrent access in a data cache array ut

1994-10-05

1997-06-17

Chan, Eddie P.

395458, 395435, G06F 1208

Patent

active

056405340

ABSTRACT:
An interleaved data cache array which is divided into two subarrays is provided for utilization within a data processing system. Each subarray includes a plurality of cache lines wherein each cache line includes a selected block of data, a parity field, a content addressable field containing a portion of an effective address for the selected block of data, a second content addressable field contains a portion of the real address for the selected block of data and a data status field. A separate effective address port and real address port permit parallel access to the cache without conflict in separate subarrays and a subarray arbitration logic circuit is provided for attempted simultaneous access of a single subarray by both the effective address port and the real address port. Each access port provides reference lines into either the first content addressable field or the second content addressable field, and a match line associated with each content addressable field is then precharged and discharged in response to a failure of the content of an associated content addressable field to match the desired data. A normal word line is provided and activated by either the effective address match line or the real address match line through the subarray arbitration circuit so that only one match line is allowed to drive the normal word line concurrently. In the event of a SNOOP access, the real address match line may also be utilized to activate a separate SNOOP word line. The separate SNOOP word line and the normal word line are both coupled to dual ported bits within the data status field, permitting concurrent access of those bits during normal load/cache operations which utilize the effective address match line.

REFERENCES:
patent: 4758982 (1988-07-01), Price
patent: 4785398 (1988-11-01), Joyce et al.
patent: 4843542 (1989-06-01), Dashiell et al.
patent: 4991081 (1991-02-01), Bosshart
patent: 5045996 (1991-09-01), Barth et al.
patent: 5091845 (1992-02-01), Rubinfeld
patent: 5119290 (1992-06-01), Loo et al.
patent: 5136700 (1992-08-01), Thacker
patent: 5218567 (1993-06-01), Suzuki et al.
patent: 5226009 (1993-07-01), Arimoto
patent: 5239642 (1993-08-01), Gutierrez et al.
patent: 5249282 (1993-09-01), Segers
patent: 5253197 (1993-10-01), Suzuki et al.
patent: 5473574 (1995-12-01), Clemen et al.
patent: 5499204 (1996-03-01), Barrera et al.
Jim Handy, "The Cache Memory Book", 1993, pp. 86, 128-137, 259.
D. Alpert et al., "Architecture of the NS32532 Microprocessor," IEEE Computer Society Press 1987 IEEE International Conference on Computer Design, pp. 168-172; Jul. 1987.

Affiliated with

Also associated with

Rating

Method and system for concurrent access in a data cache array ut does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for concurrent access in a data cache array ut, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for concurrent access in a data cache array ut will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2165123