Method and system for buffer occupancy reduction in packet switc

Multiplex communications – Wide area network – Packet switching

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

370 681, H04L 1256

Patent

active

054024161

ABSTRACT:
A packet switch system having a buffer occupancy reduction mechanism for controlling data flow through switched nodes of the system to avoid congestion and reduce required buffer storage at the nodes. For an isochronous connection, buffers are initially allocated at each switching node connection to ensure listless transmission of packets. A buffer occupancy trace for the connection is recorded and the delay time of an isochronous packet at a particular switch port is returned to a preceding switch port. The preceding switch port employs the feedback message to delay subsequent packets through the connection to reduce the queuing time at the particular switch port. Once the isochronous connection has stabilized, buffer reallocation is performed wherein a scheduler at each switch node along the connection attempts to combine buffer allocations for different isochronous connections. This occurs provided the corresponding buffer occupancy traces of the isochronous connections do not overlap. Buffer occupancy reduction is therefore accomplished through the delaying of isochronous packets propagated through the connections of the packet switch system and the reallocating of buffers initially assigned to two or more isochronous connections.

REFERENCES:
patent: 4616359 (1986-10-01), Fontenot
patent: 4899333 (1990-02-01), Roediger
patent: 4969149 (1990-11-01), Killat et al.
patent: 5050162 (1991-09-01), Golestani
patent: 5063562 (1991-11-01), Barzilai et al.
patent: 5199028 (1993-03-01), Arnold
patent: 5218680 (1993-06-01), Farrell et al.
patent: 5276677 (1994-01-01), Ramamurthy et al.
Stallings, William, Ph. D, "Packet Switching", Data And Computer Communications, Third Edition, pp. 283-330, (1991).
Newman, P., "Backward Explicit Congestion Notification for ATM Local Area Networks", IEEE, pp. 719-723, 1993.
Nagle, John B., "On Packet Switches with Infinite Storage", IEEE Transactions on Communications, vol. Com-35, No. 4, pp. 435-438, Apr. 1987.
Mukherjee et al., "Dynamic Time Windows and Generalized Virtual Clock Combined Closed-Loop/Open-Loop Congestion Control", IEEE, pp. 0322-0332, 1992.
Gallassi et al., "ATM: Bandwidth Assignment and Bandwidth Enforcement Policies", IEEE, pp. 1788-1793, 1989.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system for buffer occupancy reduction in packet switc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for buffer occupancy reduction in packet switc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for buffer occupancy reduction in packet switc will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2256842

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.