Boots – shoes – and leggings
Patent
1987-04-01
1990-03-13
Shaw, Gareth D.
Boots, shoes, and leggings
36492692, 364964, G06F 1200, G06F 1202, G06F 1206
Patent
active
049087894
ABSTRACT:
A method and system for addressing memory of an information handling system in which the memory comprises a plurality of memory banks, each of which can support a plurality of different predetermined size memory modules. The sizes of the different modules are multiples of the module having the smallest size. In the embodiment described, two different sizes are employed, a 256K capacity module and a 1 Meg. capacity module, either of which can be installed in 1 of 4 memory banks. The maximum addressable address range is therefore 4 Meg. while the minimum memory is 256K. The address range can be increased in increments of 256K corresponding to 1 segment to a total of 16 contiguous segments or 4 Meg. A memory address bus comprising 22 lines is employed in the system. The 20 low order lines address each bank simultaneously. A converter converts the 4 high order address bits 22-19 to 16 sequentially ordered segment lines. A matrix of similar logic cells consisting of combinatorial logic processes each segment line to develop memory bank select signals in accordance with size signals obtained from the modules and supplied to the cells in the first row of the matrix which then provide modified size signals to remaining cells in the respective columns of the matrix. Contiguous address segments are provided from the minimum to the maximum range for every possible combination of memory modules installable in the four banks.
REFERENCES:
patent: Re31318 (1983-07-01), Kaufman et al.
patent: 3803560 (1974-04-01), DeVoy et al.
patent: 3813652 (1974-05-01), Elmer et al.
patent: 3916384 (1975-10-01), Fleming et al.
patent: 4121286 (1978-10-01), Venton et al.
patent: 4162519 (1979-07-01), Hanewinkel
patent: 4342079 (1982-07-01), Stewart et al.
patent: 4511964 (1985-04-01), Georg et al.
patent: 4713759 (1987-12-01), Yamagishi et al.
IBM TDB vol. 11, No. 1, Jun. 1968, pp. 67-70, Palounek, Memory Allocation and Addressing.
IBM TDB Vol. 15, No. 3, Aug. 1972, pp. 1035-1036, Koch, Memory Addressing System.
Blokkum Dag R.
Johns Charles R.
Morozink Lee J.
Peterson David L.
Cummins Richard E.
Fitzgerald Joseph T.
International Business Machines - Corporation
Shaw Gareth D.
LandOfFree
Method and system for automatically assigning memory modules of does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for automatically assigning memory modules of , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for automatically assigning memory modules of will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-55744