Method and system for automatic generation of...

Details Method and system for automatic generation of... Method and system for automatic generation of...

2011-08-23

2011-08-23

Kendall, Chuck O (Department: 2192)

Data processing: software development, installation, and managem

Software program development tool

Code generation

C717S114000, C717S123000

Reexamination Certificate

active

08006225

ABSTRACT:
A method and system for the automatic generation of instruction-set manuals. Specifically, the method of the present invention includes accessing an abstract processor model of a processor, wherein said abstract processor model is represented using a hierarchical architecture description language (ADL). The abstract processor model includes a plurality of instructions arranged in a hierarchical structure. An internal representation of the abstract processor model is generated by flattening the abstract processor model. The flattening process generates a plurality of rules grouped by common convergent instructions. Each rule describes an instruction path through the hierarchical structure that converges at a corresponding convergent instruction. An instruction-set documentation is automatically generated from the plurality of rules, wherein the instruction-set documentation is arranged convergent instruction by convergent instruction.

REFERENCES:
patent: 5819088 (1998-10-01), Reinders
patent: 5822745 (1998-10-01), Hekmatpour
patent: 5870768 (1999-02-01), Hekmatpour
patent: 5884060 (1999-03-01), Vegesna et al.
patent: 5887174 (1999-03-01), Simons et al.
patent: 5894576 (1999-04-01), Bharadwaj
patent: 5918035 (1999-06-01), Van Praet et al.
patent: 6055370 (2000-04-01), Brown et al.
patent: 6247174 (2001-06-01), Santhanam et al.
patent: 6305014 (2001-10-01), Roediger et al.
patent: 6405351 (2002-06-01), Steiss et al.
patent: 6526570 (2003-02-01), Click, Jr. et al.
patent: 6675380 (2004-01-01), McKinsey et al.
patent: 6681383 (2004-01-01), Pastor et al.
patent: 6769115 (2004-07-01), Oldman
patent: 7007271 (2006-02-01), Kumar et al.
patent: 7237207 (2007-06-01), Panditharadhya et al.
patent: 7313773 (2007-12-01), Braun et al.
patent: 7324931 (2008-01-01), Warlock
patent: 7373638 (2008-05-01), Schliebusch et al.
patent: 7559050 (2009-07-01), Burger
patent: 7707507 (2010-04-01), Rowe et al.
patent: 2003/0188299 (2003-10-01), Broughton et al.
patent: 2005/0125786 (2005-06-01), Dai et al.
patent: 2005/0216899 (2005-09-01), Muthukumar et al.
Baev, Ivan D. and Meleis, Waleed M. and Abraham, Santosh G., Backtracking-Based Instruction Scheduling to Fill Branch Delay Slots, 2002, Springer Netherlands, International Journal of Parallel Programming, vol. 30, issue 6, pp. 397-418.
Mark Smotherman, Efficient Dag Construction and Heuristic Calculation for Instruction Scheduling, 1991, ACM Proceedings of the 24th annual international symposium on Microarchitecture, pp. 93-102.
Sanjay M. Krishamurthy, A Brief Survey of Papers on Scheduling for Pipelined PRocessors, 1990, ACM SIGPLAN Notices, vol. 25, Issue 7, pp. 97-106.
Qin et al., “Architecture Description Languages for Retargetable Compilation”, 2002, CiteSeerX, pp. 1-33.
Kitajima et al., “Design of application specific CISC using PEAS-III”, 2002, IEEE, pp. 1-7.
Pasricha et al., “A Framework for GUI-driven Design Space Exploration of a MIPS4K-like Processor”, Apr. 2003, University of California, Irvine, pp. 1-26.
X. Nie and L. Gazi: A New Network Processor Architecture for High-Speed Communications. In Proc. Of the SIPS, 1999.
Gonzalez, R.: XTENSA: A Configurable and Extensible Processor, IEEE Micro, 2000.
Kobayashi, S. et al: Design Space Exploration for DSP Applications Using the ASIP Development System PEAS-III, Dept. of Informatics and Mathematical Science, Graduate School of Engineering Science, Osaka University, 2002.
L. Nowak: Graph Based Retargetable Microcode Compilation in the MIMOLA Design System, Association for Computing Machinery (ACM), 1987.
S. Weber, K. Keutzer et al.: Multi-View Operation-Level Design-Supporting the Design of Irregular ASIPS. Technical Report UCG/ERL M03/12, UC Berkeley, Apr. 2003.
C. Liem, P. Paulin, M. Cornero, A. Jerraya: Industrial Experience Using Rule-Driven Retargetable Code Generation for Multimedia Applications, 8th Int. Symp. On System Synthesis (ISSS), 1995.
A.V. Aho, M. Ganapathi, S.W.K. Tjiang: Code Generation Using Tree Matching and Dynamic Programming, ACM Trans. On Programming Languages and Systems 11, No. 4, Oct. 1989.
S. Hanono, S. Devadas: Instruction Selection, Resource Allocation, and Scheduling in the AVIV Retargetable Code Generator, 35th Design Automation Conference (DAC), 1998.
W. Qin, S. Malik: Flexible and Formal Modeling of Microprocessors With Application to Retargetable Simulation, Design, Automation, and Test in Europe (DATE), Mar. 2003.
P. Viana, E. Barros, S. Rigo, R.J. Azevedo, G. Araujo: Exploring Memory Hierarchy With ARCHC, 15th Symposium on Computer Architecture and High Performance Computing (SBAC), 2003.
A. Hoffmann, T. Kogel et al.: A Novel Methodology for the Design of Application-Specific Instruction-Set Processors (ASIP) Using a Machine Description Language. IEEE Transactions on Computer-Aided Design, Nov. 2001.
M. Hartoog, J.A. Rowson et al.: Generation of Software Tools From Processor Descriptions for Hardware/Software Codesign,. In Proc. of the DAC, Jun. 1997.
M. Itoh, M. Imai et al.: PEAS-Ill: An ASIP Design Environment. In Proc. of the ICCD, Sep. 2000.
P. Mishra, N. Dutt, and A. Nicolau: Functional Abstraction Driven Design Space Exploration of Heterogeneous Programmable Architectures. In Proc. of the ISSS. Oct. 2001.
A. Nohl. G. Braun et al.: A Universal Technique for Fast and Flexible Instruction-Set Architecture Simulation. In Proc. of the DAC, Jun. 2002.
A. Nohl and V. Greive et al.: Instruction Encoding Synthesis for Architecture Exploration Using Hierarchical Processor Models. In Proc. of the DAC, Jun. 2003.
R. Leupers, P. Marwedel: Retargetable Generation of Code Selectors From HDL Processor Models, European Design & Test Conference (ED & TC), 1997.
J. Van Praet D. Lanneer, G. Goossens, W. Geurts, H. De Man: A Graph Based Processor Model for Retargetable Code Generation, European Design and Test Conference (ED & TC), 1996.
C.W. Fraser, D.R. Hanson, T.A. Proebsting: Engineering a Simple, Efficient Code Generator Generator, ACM Letters on Programming Languages and Systems, vol. 1, No. 3, Sep. 1992.
G. Araujo: Code Generation Algorithms for Digital Signal Processors, Ph. D. thesis, Princeton University, Department of Electrical Engineering, Jun. 1997.
Schliebusch, et al.: Architecture Implementation Using the Machine Description Language LISA. In Proc. of the ASPDAC, Jan. 2002.

Affiliated with

Also associated with

Rating

Method and system for automatic generation of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for automatic generation of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for automatic generation of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2623953