Data processing: software development – installation – and managem – Software program development tool – Translation of code
Reexamination Certificate
2004-08-26
2009-02-03
Bullock, Jr., Lewis A. (Department: 2193)
Data processing: software development, installation, and managem
Software program development tool
Translation of code
C717S160000
Reexamination Certificate
active
07487497
ABSTRACT:
A method and system of auto parallelization of zero-trip loops that substitutes a nested basic linear induction variable by exploiting a parallelizing compiler is provided. Provided is a use of a max{0,N} variable for loop iterations in case of no information is known about the value of N, for a typical loop iterating from 1 to N, in which N is the loop invariant. For the nested basic induction variables, an induction variable substitution process is applied to the nested loops starting from the innermost loop to the outermost one. Then a removal of the max operator afterwards through a copy propagation pass of the IBM compiler is provided. In doing so, the loop dependency on the induction variable is eliminated and an opportunity for a parallelizing compiler to parallel the outermost loop is provided.
REFERENCES:
patent: 4833606 (1989-05-01), Iwasawa et al.
patent: 5349665 (1994-09-01), Endo
patent: 6192515 (2001-02-01), Doshi et al.
patent: 6253371 (2001-06-01), Iwasawa et al.
patent: 6282704 (2001-08-01), Iitsuka
patent: 6343375 (2002-01-01), Gupta et al.
patent: 6367071 (2002-04-01), Cao et al.
patent: 6588009 (2003-07-01), Guffens et al.
patent: 6708325 (2004-03-01), Cooke et al.
patent: 2002/0199177 (2002-12-01), Ogawa et al.
patent: 2007/0050603 (2007-03-01), Vorbach et al.
patent: 09-319591 (1997-12-01), None
Pottenger “Induction Variable Substitution and Reduction Recognition in the Polaris Parallelizing Compiler”, 1995, Master of Science Thesis in Computer Science, University of Illinois at Urbana-Champaign.
Pottenger et al. “Idiom Recognition in the Polaris Parallelizing Compiler”, 1995, Proceedings of the 9th International Conference on Supercomputing, pp. 444-448.
Ren Zhixing
Silvera Raul Esteban
Zhang Guansong
Bullock, Jr. Lewis A.
Fay III Theodore D.
International Business Machines - Corporation
Talpis Matthew
Wang Jue S
LandOfFree
Method and system for auto parallelization of zero-trip... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for auto parallelization of zero-trip..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for auto parallelization of zero-trip... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4071129