Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
1999-12-07
2001-11-13
Le, Vu A. (Department: 2824)
Static information storage and retrieval
Addressing
Sync/clocking
C365S194000
Reexamination Certificate
active
06317381
ABSTRACT:
TECHNICAL FIELD
The present invention relates generally to control signal timing in semiconductor memory devices, and more particularly to a method and apparatus for adjusting control signal timing in such memory devices as a function of the operating speed of the device.
BACKGROUND OF THE INVENTION
Semiconductor memory devices are used in a wide variety of applications. Such memory devices receive data for storage, in what is called a Write operation, and provide stored data to devices external to the memory, in what is called a Read operations. Typically, the memory device is accessed through a bus or multiple bus system by an external device or bus-master, such as a microprocessor, memory controller, or application specific integrated circuit (ASIC). The bus transfers address, data, and control signals between the memory device and the bus-master accessing the memory device.
The operation of many of today's high speed memory devices, such as synchronous dynamic random access memories (“SDAMs”), synchronous link DRAMs (“SLDRAMs”) and RAMBUS DRAMs (“RDRAMS”), is controlled by one or more clock signals. The clock signal synchronizes the operation of the memory device to other device, such as memory controllers, and it synchronizes the operation of circuits within the memory device to each other.
Although the operating speeds of some portions of a memory device are controlled by the frequency of the clock signal, some operations in a memory device inherently require a fixed period of time. For example, the minimum period of time required for write data to be coupled to the array of a memory device or for read data to the coupled from the array of a memory device is substantially fixed. Thus, the number of clock periods occurring during the time required for data to be coupled to or from the array is directly proportional to the clock frequency. For this reason, there may be no fixed relationship between the timing of control signals that cause the data to be coupled to or from the array at the maximum rate and the number of clock signals occurring during that time.
The control signals could be generated simply by generating the control signals after a fixed number of clock periods have elapsed corresponding to the period required for the memory operation at the highest clock frequency that will be used with the memory device. However, this approach would cause the memory device to operate at less than optimal speed when a lower frequency clock signal was used. For example, a memory operation requiring 100 ns to complete might require a control signal to be generated after 10 clock periods using a clock signal having a period of 10 ns. However, when the memory device was used with a clock signal having a clock period of 50 ns, the same control signal would be generated after 500 ns, which is 400 ns slower than the memory device would be capable of operating. As a result, it can be difficult to generate control signals to cause memory operations to occur at the maximum rate when the memory device operates at a variable clock speed.
SUMMARY OF THE INVENTION
In accordance with the present invention, a method and system is provided for selectively adjusting control signal timing in an integrated circuit, such as a memory device, that receives a clock signal and performs internal operations responsive to a control signal. Clock sensing circuitry receives the clock signal and responsively produces a speed signal that transitions a plurality of time corresponding in number to the frequency of the clock signal. Delay circuitry receives the control signal and the speed signal, and responsively produces a delayed control signal, with the time-delay relative to the control signal corresponding to the number of transitions of the speed signal.
The control signal may be any of a wide variety of control signals produced internal to a memory device and controlling the internal operations thereof. For example, the control signal may be a data output control signal controlling the timing of operations of data output circuitry included within the memory device. As another example, the control signal may be an address select control signal controlling the timing of access to an addressed location within the memory device.
REFERENCES:
patent: 5550489 (1996-08-01), Raab
patent: 6111812 (2000-08-01), Gans et al.
Gans Dean
Porter John D.
Wilford John R.
Dorsey & Whitney LLP
Le Vu A.
Micro)n Technology, Inc.
LandOfFree
Method and system for adaptively adjusting control signal... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for adaptively adjusting control signal..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for adaptively adjusting control signal... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2569057