Method and system for achieving atomic memory references in a mu

Details Method and system for achieving atomic memory references in a mu Method and system for achieving atomic memory references in a mu

1996-02-29

1998-01-06

Chan, Eddie P.

395482, 395473, 395472, 395462, 395471, 395463, G06F 1212, G06F 1208

Patent

active

057064644

ABSTRACT:
Atomic memory references require a data processing system to present the appearance of a coherent memory system, which may be achieved in most multiprocessor systems by means of normal memory coherency systems. Writes or attempted writes to memory must be monitored by a processor in order to correctly resolve hits against the reservation state. In a two level cache system the second level cache filters bus operations and forwards to the processor any bus traffic that may involve data stored within the first level cache. This may be accomplished by enforcing an "inclusion" property wherein all data entries within the first level cache are required to be maintained within higher level caches. A problem arises when a block within a first level cache which has had a reservation pending is cast out and the second level cache no longer forwards bus traffic to the associated processor, despite the continued pendency of the reservation. This problem is avoided by setting a reservation flag each time a valid reservation is pending. Thereafter, any replacement of a data entry in a higher level cache results in the automatic deletion of the corresponding data entry within any included level of cache. The reservation flag is then reset in response to the occurrence of either a bus operation which affects the reservation address or the deletion of the cache data entry corresponding to the reservation address, permitting atomic memory references to be achieved without the necessity of distributing the reservation address.

REFERENCES:
patent: 5136700 (1992-08-01), Thacker
patent: 5237694 (1993-08-01), Horne et al.
patent: 5355467 (1994-10-01), MacWilliams et al.
patent: 5369753 (1994-11-01), Tipley
patent: 5404482 (1995-04-01), Stamm et al.
patent: 5574922 (1996-11-01), James
"Handling Reservations in Multiple-Level Cache", IBM Technical Disclosure Bulletin, vol. 36, No. 12, Dec. 1993; pp. 441-445, Dec. 1993.
Slater, Michael. "A Guide to RISC Microprocessors", Academic Press, Inc., 1992, pp. 151-153, 1992.
Michael Slater and Brian Case, "MIPS R4000 Sets Performance Record", Oct. 2, 1991, pp. 6-11, 16.
Michael Slater, "MIPS Previews 64-Bit R4000 Architecture", Feb. 6, 1991, pp. 5-9, 18.
"Alpha Architecture Handbook", Feb. 1992, pp. 4-8 -4-12.

Affiliated with

Also associated with

Rating

Method and system for achieving atomic memory references in a mu does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for achieving atomic memory references in a mu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for achieving atomic memory references in a mu will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2337550