Electrical computers and digital processing systems: processing – Instruction decoding – Decoding instruction to accommodate variable length...
Reexamination Certificate
2007-05-01
2007-05-01
An, Meng-Al T. (Department: 2193)
Electrical computers and digital processing systems: processing
Instruction decoding
Decoding instruction to accommodate variable length...
C712S204000, C712S208000, C708S209000
Reexamination Certificate
active
09385927
ABSTRACT:
A system and method for aligning an instruction stream is described. The system comprises a rotator logic unit for rotating data bytes of the instruction stream. A shifter logic unit is used for shifting the data bytes to the start of a instruction based upon a length of an immediately prior instruction.
REFERENCES:
patent: 4502111 (1985-02-01), Riffe et al.
patent: 5229863 (1993-07-01), Kao et al.
patent: 5410677 (1995-04-01), Roskowski et al.
patent: 5535347 (1996-07-01), Grochowski et al.
patent: 5537629 (1996-07-01), Brown et al.
patent: 5581718 (1996-12-01), Grochowski
patent: 5600806 (1997-02-01), Brown et al.
patent: 5619666 (1997-04-01), Coon et al.
patent: 5646873 (1997-07-01), Shimazawa et al.
patent: 5666115 (1997-09-01), Colavin
patent: 5668548 (1997-09-01), Bakhmutsky
patent: 5724422 (1998-03-01), Shang et al.
patent: 5809272 (1998-09-01), Thusoo et al.
patent: 5944818 (1999-08-01), Baxter et al.
patent: 6005417 (1999-12-01), Mehta et al.
patent: 6496923 (2002-12-01), Gruner et al.
Merriam-Webster's Collegiate Dictionary; Tenth Edition; Merriam-Webster, Inc., Springfield, Mass.; 2001; pp. 168.
Gruner Fred
Morrison Mike
Vaid Kushagra
An Meng-Al T.
Intel Corporation
Wood William H.
LandOfFree
Method and system for a two stage pipelined instruction... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for a two stage pipelined instruction..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for a two stage pipelined instruction... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3723214