Method and system for a floating point multiply-accumulator

Details Method and system for a floating point multiply-accumulator Method and system for a floating point multiply-accumulator

2007-05-29

2007-05-29

Malzahn, D. H. (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

10192391

ABSTRACT:
Aspects for performing a multiply-accumulate operation on floating point numbers in a single clock cycle are described. These aspects include mantissa logic for combining a mantissa portion of floating point inputs and exponent logic coupled to the mantissa logic. The exponent logic adjusts the combination of an exponent portion of the floating point inputs by a predetermined value to produce a shift amount and allows pipeline stages in the mantissa logic, wherein an unnormalized floating point result is produced from the mantissa logic on each clock cycle.

REFERENCES:
patent: 5517438 (1996-05-01), Dao-Trong et al.
patent: 5790444 (1998-08-01), Olson et al.
patent: 5999960 (1999-12-01), Gerwig et al.
patent: 6256655 (2001-07-01), Ezer et al.
patent: 6381624 (2002-04-01), Colon-Bonet et al.
patent: 6697832 (2004-02-01), Kelley et al.
patent: 6813626 (2004-11-01), Chng et al.
patent: 2003/0041082 (2003-02-01), Dibrino
patent: 2003/0126174 (2003-07-01), Kawata

Affiliated with

Also associated with

Rating

Method and system for a floating point multiply-accumulator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for a floating point multiply-accumulator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for a floating point multiply-accumulator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3799691