Boots – shoes – and leggings
Patent
1993-07-21
1996-11-26
Teska, Kevin J.
Boots, shoes, and leggings
364488, 364489, 364578, G06F 1700
Patent
active
055795102
ABSTRACT:
A universal synchronization element is used in a static timing verification system to represent selected combinational primitive elements, synchronous primitive elements and external primitive elements in the user's synchronous digital circuit. Each of these digital circuit element in a user's digital circuit design is represented by a corresponding universal synchronization element having a propagation time characteristic equivalent to the digital circuit element and a stable time characteristic equivalent to the digital circuit element. The propagation and stable time characteristics are defined in relation to a clock signal for the digital circuit element in the user's circuit that the universal synchronization element represents. The universal synchronization element does not a fixed timing relationship between the signals on its input and output terminals. The adjustment of stable interval starting and end times and the propagation interval starting and end times is sufficient to represent the timing characteristics of circuit element with the universal synchronization element of this invention.
REFERENCES:
patent: 5095454 (1992-03-01), Huang
patent: 5168455 (1992-12-01), Hooper
patent: 5191541 (1993-03-01), Landman et al.
patent: 5210700 (1993-05-01), Tom
patent: 5218551 (1993-06-01), Agrawal et al.
patent: 5278769 (1994-01-01), Bair et al.
patent: 5381524 (1995-01-01), Lewis et al.
patent: 5406497 (1995-04-01), Altheimer et al.
Rudell Richard
Wang Albert R.
Gunnison Forrest E.
Nguyen Tan
Synopsys Inc.
Teska Kevin J.
LandOfFree
Method and structure for use in static timing verification of sy does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and structure for use in static timing verification of sy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and structure for use in static timing verification of sy will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1980965